

#### Parallelizing Atlas Reconstruction and Simulation: Issues and Optimization Solutions for Scaling on Multi- and Many-CPU Platforms

#### **Charles Leggett**<sup>1</sup>

Sebastien Binet<sup>2</sup>, Paolo Calafiura<sup>1</sup>, Keith Jackson<sup>1</sup>, David Levinthal<sup>3</sup>, Mous Tatarkhanov<sup>1</sup>, Yushu Yao<sup>1</sup>

<sup>1</sup>Lawrence Berkeley National Lab, <sup>2</sup>LAL, <sup>3</sup>Intel

# Introduction



- Days of easy performance gains from faster CPU frequency are over.
  - CPU manufacturers are putting multiple cores on each CPU
  - Hyperthreading increase number of virtual cores
- Atlas reconstruction uses ~ 1.5Gb of memory, so we will run out of memory if we just run multiple jobs simultaneously
- We will need to parallelize our code
- Two foci
  - The results of parallelizing Atlas reconstruction, and how it scales with the number of cores
  - The issues we discovered while measuring scaling, and the implications




# **Styles of Parallelism**

#### Job

- Easiest
- Least data/code sharing
- No code rewriting
- AthenaMJ
- Event
  - Share configuration information, services, some code
  - Code changes to framework, transparent to users
  - Parallelize I/O
  - AthenaMP
- Sub-event
  - Pick "regions of interest" within event to parallelize, eg calorimeter
- Algorithmic
  - True vectorization
  - Hardest
  - Requires much re-writing of user code


## Job Level Parallelism with AthenaMJ






# Event Level Parallelism with AthenaMP

> Athena.py --nprocs=4 -c EvtMax=100 Jobo.py




#### **Memory Usage**

- Single reco process uses ~1.5 Gb
- We can save significant memory through OS level sharing




## **Event Throughput**



mm

# **Hyper-Threading**


- Nature of instruction pipeline allows instructions to be interleaved
  - OS sees "virtual cores" as just another processor
  - Only effective until one of the threads saturates a shared resource and



Ó

# **CPU Affinity**

- Linux schedulers will move processes from core to core during the course of a job
- We can prevent this by pinning a process to a core via its affinity, and gain 20%



mm

# Part II



- Tools used to study performance and direct optimization
- Discoveries made from studying hardware level events

# Tools




#### • Linux tools:

- sar (I/O to disk and system loads)
- vmstat: memory performace
- IPM: time spent in I/O vs computation
- numastat/numactl: reports/controls NUMA memory settings
- Intel Performance Tuning Utility (PTU)
  - Uses linux kernel module to provide a sampling profiler
  - Captures information from hardware counters available on Intel chips
    - Information available varies between processor families
  - Most accurate tool to understand what's going on at the hardware level
  - HUGE number of counters available
    - Need an expert to know which counters to profile




## **Initial Assumptions**


- Our initial assumption was that we were I/O and memory bandwidth limited
  - We were WRONG




......




mm



aaa



aaa



......

# Optimizing Large Object Oriented Code

- Inlining used to be the advice of choice but things are more complicated
- Inlining increases binary size and can make ifetch misses more costly and code slows down
  - Even if fewer in overall number
- Large codes built of many small methods can result in flat cycle profiles
  - It can take thousands of functions to account for 80% of the clock cycle samples
  - Thus thousands of functions must be optimized to achieve a significant performance improvement

# **Issues with Large OOP Code Bases**



#### • Function calls result in added instructions

- Call and return
- Runtime address resolution (trampolines) required for position independent code/ shared object cross invocations
  - Indirect branches can be more costly
- Freeing & restoring registers for local use
- Setting and reading function arguments
- Virtual function calls (function pointers) increase indirect call instructions and associated pointer loads
  - Virtual functions can't be inlined!
- Atlas code has 2500 shared libraries!



#### **Observations from PTU**

- In Atlas code, functions are on average only 33 instructions long
- Overhead for function calls is anywhere between 6 and 12 instructions
  - We can have up to 35% overhead!
- We also see instruction starvation of about 20%



# **Detecting OOP Inefficiencies**

- Classic OOP will result in code bases of small functions integrated together to invoke the algorithm
- With the help of experts at Intel we have developed a series of signatures that identify these inefficiencies using hardware counters and PTU

Low instruction\_retired / call retired High call\_retired / branch\_retired High indirect\_call / call\_retired High uops\_issued.core\_stall\_cycles - resource\_stalls.any measures instruction starvation in pipeline

High \sum\_latency(source)\*ifetch\_miss(source)

All these are present in Atlas code (as well as other LHC codes)

## **Conclusions: Short Term Solutions**



- Use social network analysis/network theory to identify clusters of active, costly function call activity
- Order clusters by total time and/or total "cost"
  - Split time of functions shared between clusters by call counts
  - Calls have a direction
    - Utility functions must not be viewed as bridges
- Manually reduce function count in hot clusters by explicit code inlining
- Prioritize work by call overhead cost to be gained
- Duplicate code as needed
- Reduce cross shared object call counts

# **Conclusions: Longer Term Solutions**




- We (HEP) are not the only ones facing these problems
  - Oracle, IBM, Google all have similar issues
    - They're only just now beginning to realize it
- We need new tools and analysis techniques
  - Current tools fail to show where the problem are, or are not suited to large scale deployment
- We need to drive these optimization techniques into the compilers and linkers themselves
- Changes at the hardware level would also improve the situation
  - It's already happening: new counters are being included in Intel's Westmere and Sandybridge chips which make profiling more useful
  - If we can show Intel exactly what's wrong, and what it will take to fix it in hardware, <u>they will listen</u>.




# Extra

#### **Architecture Upgrades Intel Cloverfield**



#### **Intel Nehalem**



· Hyper Threading ->two logical cores on physical one

- · QPI Quick Path from CPU to CPU and CPU-to-Memory · Turbo Boost -> dynamic change of CPU-frequency
- · CPU-Memory non-symmetric access (NUMA)


25

(((())))




## **Sub-Event Parallelism**

- Event based parallelism requires heavy I/O at end of jobs for merging output files
  - develop parallel I/O mechanisms
- Use separate worker threads to process distinct regions of interest
  - calorimeter, muon, silicon, etc
  - single worker thread to distribute data objects to clients
- Will require significant rewriting of framework code




# Worker Throughput, No Event Queue



mm


#### **Event Distribution Using Queue**



mm

# **Worker Throughput with Event Queue**





#### **Intel PTU in Action**




	s System 💼 😽 🎯 🗾					/								4:5	
	tel(R) Performance Tuning	Utility - /hor	ne/levinth/v	orkspace	e_4_nda	/milc_ori	g/Loop-A	nalysis-w	ith-Call-S	oites-201	10-04-2	9-16-14-	42 - Eclipse Platform		
<u>E</u> dit <u>N</u> avigate <u>F</u>	Project <u>R</u> un <u>W</u> indow <u>H</u> elp														
• 🛛 👜 🛛 🚱 •	\$• \$•												<b></b>		
ūning 🛿 🗖 🗖	Loop-Analysis-with-Call-Site	s-2010-04-29	-16-14-42 🕅												-
⊑ 🔄 ▽	Function	RVA	Module	CPU	CPU	INST	UOPS	UOPS	UOPS	MEM	MEM	RES	BR_INST_RETIRED.NEAR_CALL	UOP	RE
atlas_1core_g	compute_gen_staple	0x376A	su3_rmd	33,410	33,410	35,287	12,179	20,637	19,907	22,025	22,091	18,632	0	38,163	3
atlas_4	▶ path_product	0x56BE	su3_rmd	27,360	27,360	30,277	10,763	16,813	17,079	22,579	22,604	14,609	1	31,494	4 1,
		0x15150	su3_rmd	21,156	21,156	26,444	9,948	11,882	11,709	16,040	16,107	11,133	6	27,959	9
atlas_np_1	eo_fermion_force_3f	0x13972	su3_rmd	0	0	0	0	0	0	0	0	0	3	(	0
atlascore_g	eo_fermion_force_3f	0x138E7	su3_rmd	0	0	0	0	0	0	0	0	0	1	(	0
gcc_g_build	eo_fermion_force_3f	0x137F3	su3_rmd	0	0	0	0	0	0	0	0	0	2	(	0
milc_orig	dslash_fn_on_temp_s	0xC044	su3_rmd	8,870	8,870	20,017	733	2,167	2,217	592	583	1,873	1	22,164	4
Loop-Analysis	▶ add_3f_force_to_mo	0x14842	su3_rmd	16,839	16,839	28,255	3,984	6,240	5,866	4,806	4,775	1,837	6	36,652	2 3,
riad	▶ u_shift_hw_fermion_np	0x16A4E	su3_rmd	7,253	7,253	9,046	3,136	3,882	3,915	5,249	5,232	3,688	5	9,621	1
	imp_gauge_force	0x11AC8	su3_rmd	3,621	3,621	3,539	1,418	2,171	2,223	1,843	1,820	1,752	0	5,067	7
riad_omp	eo_fermion_force_3f	0x12768	su3_rmd	3,543	3,543	5,576	355	1,017	1,097	407	374	783	0	8,081	L
riad_snb3	<unknown(s)></unknown(s)>	0x0	vmlinux	4,613	2,268	2,136	599,612	458,805	731,810	1,102	713	416	85,098	4,003	3
riad2	▶ add_3f_force_to_mo	0x16144	su3_rmd	6,414	6,414	11,425	1,269	2,158	2,077	1,462	1,476	808	2	14,722	2 1
	add_3f_force_to_mo	0x170EE	su3_rmd	4,441	4,441	8,076	822	1,403	1,337	951	932	450		10,444	
	↓ declare_strided_gather	0x73F4	su3_rmd	783	783	1,815	198	167	125	30	32	115	48	1,791	ı
	load_longlinks		su3_rmd	410	410	262	224	289	296	348	349	214	0	375	5
	add_3f_force_to_mo	0x157F2	_ su3_rmd	1,434	1,434	2,549	278	452	459	313	315	122	0	3,294	4
	dslash_fn		_ su3_rmd	470	470	576	158	266	268	185	186	237	0	629	9
	 grsource_imp		su3 rmd	260	260	123	134	219	208	251	249	181	0	152	2
	update		su3_rmd	156	156	97	85	119	109	134	134	99	0	144	4
															-
	Limit 95% 🔻 Granu	larity Functi	on 🗘 Pro	cess All		Thread	All	¢ Mo	dule All	\$	Cpu	Total	\$		
	🗄 Experiment Summary 🖳 Console 🕱 🛛 Advanced Profile Info 🛛 👘 🐨 🐨 🗂														
	<pre></pre> <pre><pre></pre><pre><pre><pre></pre><pre><pre><pre></pre></pre></pre></pre></pre></pre>														
	workload stopped => 04														
- F															
													1		

#### **Intel PTU Source View**

Intel(R) Performance Tuning Utility - r	multiply_t2i2j_blk.c - Eclipse Platform	
<u>Eile E</u> dit <u>N</u> avigate <u>P</u> roject <u>R</u> un <u>W</u> indow <u>H</u> e	lelp	
: 🔁 ▼ 🔜 🗁 : 🧐 ▼ : 🗇 ▼ 🗇 ▼		😭 💽 Intel(R) Perfo 🂙
Tuning Navigator 🛛 🗖 🗖	2007-12-01-08-05-39 2007-12-11-12-49-13 2007-12-11-12-57-03 2007-12-11-12-49-	-1 📑 multiply_t2i2j_blk.c 🗙 🖓 🗖
□ 🔄 🏹	Source Assembly (1st exp.) Assembly (2nd exp.) 🔢 🚆 🧔 🎝 🎝 🎝 🦛 🛃 🚺 Event of Interest:	BUS_TRANS_BURST.SELF
🗐 📣 matrix_o2	Show Source File	(1st exp.)
2007-12-11-12-49-13	L Source   6 {   Address L   Address L   Address L   Address L	
arix_xt	0     1       7     int i,j,k,ii,jj,numi,numj;       0x1435     25 mov	ecx, DWORD PTR [esp+034h]
= 🔥 triad	8 int i2,j2,numi2,numj2; 0x1439 25 mov	DWORD PTR [esp+08h], ebp
2007-12-01-08-05-39	9 double temp; 0x143D 25 mov	esi, ebp
2007-12-02-11-49-01	10 //transpose b 0x143F 25 mov	DWORD PTR [esp+04h], eax
	11 for $(i=0; i < NUM; i++)$ { $0x1443 25 sh1$	esi. 0x6h
	12 for $(k=0; k < NUM; k++)$ f 4 0x1446 25 add	esi, ebp
	13 T[i][k] = b[k][i]; -1 0x1448 25 mov	DWORD PTR [esp], edx
	14 } 0x1448 25 shl	esi, 0x7h
	15 } 0x14#E 25 lea	ecx, DWORD PTR [ecx+esi]
	16 numi = 256; 0x1451 25 add	esi, DWORD PTR [esp+02ch]
	17 numj = 16; 0x1455 25 mov	DWORD PTR [esp+0ch], ecx
	18 0x1459 25 mov	ebp, ecx
	19 for(ii = 0; ii <num; 0x145b="" 25="" ii+="numi){" mov<="" td=""><td>ecx, edi</td></num;>	ecx, edi
	20 for(jj = 0; jj <num; 0x145d="" 25="" jj+="numj){" shl<="" td=""><td>ecx, 0x6h</td></num;>	ecx, 0x6h
	21 0x1460 25 add	ecx, edi 🔤
	22 for(i=ii; i <ii+numi-1; 0x1462="" 25="" i+="2)" shl<="" td="" {=""><td>ecx, 0x7h</td></ii+numi-1;>	ecx, 0x7h
	23 for(j=jj; j <jj+numj-1; 0x1465="" 25="" add<="" j+="" td=""><td>ecx, DWORD PTR [esp+038h]</td></jj+numj-1;>	ecx, DWORD PTR [esp+038h]
	24 for(k=0; k <num; -5="" 0x1469="" 25="" k++)="" mov<="" td="" {=""><td>DWORD PTR [esp+010h], ecz</td></num;>	DWORD PTR [esp+010h], ecz
	25 c[i][j] = c[i][j] 3 0x146D 25 mov	edx, ecx
	26 c[i+1][j] = c[i+117 0x146F 25 mov	ecx, edi
	27 0x1471 25 shl	ecx, 0x3h
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	d+0a4h: eax0x400
	30     ▼ Block 11     2 multiply_       31     0x1479     25     f.ld	QWORD PTR [esi+eax*8+020 💙
		>
	Total Selected: -26 1,80 Total Selected:	ected (40 instructions):
	Experiment Summary 🕴 Console	
: <b>•</b>		



#### Size of CERN programs



Cacheline access frequency evaluated by sorting cachelines by their accesses Thus a binary working set size measurement

Thus a binary working set size measurement

mm

#### EERKELEY LAB

## **Atlas PTU Results Overview**

0.8969516205	cycles/instruction	
0.5032359284	retirement_stall_cycles/all_cycles	
nstruction starvation stall evaluation		
0.1990232561	Instruction_starvation_stall_cycles/all_cycles	
0.0637655987	L2_ifetch_hit*6/all_cycles	
0.0434461272	llc_ifetch_hit*38/all_cycles	
0.0046586531	ifetch_local_dram*200/all_cycles	
0.0003089745	ifetch_remote_dram*350/all_cycles	
0.0062712638	itlb_miss*35/all_cycles	
	0.1184506174	sum of ifetch penalties/all_cycles
oad latency stall evaluation		
0.0182017861	Load_l2_data_hit*6/all_cycles	
0.0542206392	Load_LLC_data_hit*38/all_cycles	
0.0557115481	Load_local_dram_data_hit*200/all_cycles	
0.0001682534	Load_remote_dram_data_hit*350/all_cycles	
	0.1283022268	sum of load data fetch penalties/all_cycles
6.4360070187	instructions/branch	
33.3007279867	instructions/call	
5.1741286002	branches/call	
0.1596675103	fraction of indirect calls	
0.116038481	fraction of indirect branches	
0.0213900884	fraction of mispredicted branches	