### **Calorimeter Upgrade Meeting**

Analog Electronics COTS design

11/2/2011

### Summary

### COTS solution status

- Previous problems
- Solutions
- Status
- Analog Mezzanine
  - Specifications
  - Enhancements
  - Status


#### Previous problems

- Integrator: OSCILLATES!
- Phase margin not enough
- Not easy to solve with COTS amplifier

### Solutions

- Change the op-amp
  - Redo the board with different chip
  - FOUND ONE WITH THE SAME FOOTPRINT :D
  - Very similar, less G·BW but stable for G=1
  - ADA4939  $\rightarrow$  ADA4932
- Also found a substitution with low noise (1.2 nV/sqrt(Hz)) ideal for input amplifier
  - ADA4939  $\rightarrow$  ADA4930


#### Status



StatusSnapshots


Vi

Vclipped



Status
Snapshots
Vclipped
Vout

Offset? To be understood



- Status
  - Some oscillation
  - 3ns → 0.3%
  - Could be a measurament ghost



 Need to modify to work with single supply

### Specifications


- Ground plane mistake
- Minor changes
- CONNECTORS SWAPPED

ANALOG	DIGITAL


### Specifications

- Able to test ICECAL ASIC
- Correct mistakes
- Able to test DC-DC converters
- Test ADC adaptation systems
- Enhancements
  - Controlled impedance routing
  - Controlled skew
  - Test interference in digital signals

Status




Status



#### Status


#### Able to test ICECAL ASIC



#### Status

#### Able to test DC-DC converters

Mating connector: SAMTEC CLE-116-01-G-DV-A (female)



#### Status

New Connectors

RESERVEDI	ODIFIED VERSION
RESERVED3 RESERVED5 RESERVED7	TOP CONNECTOR
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	D 49.333 132 125 125 125 125 126 126 126 126 126 126 126 126 126 126
DRVCC2 DRVCC2 DRVCC2 DRVCC2 DRVCC2 DRVCC2 DRVCC2 DRVCC2 SX DRVCC2 SX DRVCC2 SX DRVCC2 SX DRVCC2 SX DRVCC2 SX SX SX SX SX SX SX SX SX SX SX SX SX	12C SCL DRGND SPARES1 SPARES2 SPARES2 SPARES3 SPARES3 SPARES3 SPARES3 SPARES3 SPARES3 SPARES3 SPARES6

### Status

#### New Connectors

DRVC( DRVC(	DRVCC	DRVC(	DRVCC	ANA C	DRGN	DR GNI	12C SC	DRGN	SPARE SPARE	SPARE	SPARE	SPARE SPARE	SPARE	SPARE	DRGN	TADS	LVDS	DRGN	TADS	DRGN	DRGN	MUA 2 OFB 3	DRGNI	DATA3	DATA3	DATA3	DATA3	DATA3	DATA3 DATA3	DATA3	DATA3	DATA3	DRGN	DATA4	DATA4	DATA4	DATA4 DATA4	DATA4	DATA4	DATA4	DATA4 DATA4	DATA4	DATA4	DKGNI OFB4	DRGNI	DRGNI	DRGN		LVDS	DRGN	LVDS	DRGN			SIDE	INCI			
AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS			AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDU	RESERVED0	RESERVEDI	RESERVED2 RESERVED3	DRGND	DRGND	MUX SELEC 15 OFB 6	DRGND	DATA6_0	DATA6 1	DATA6 2 DATA6 3	DATA6 4	DATA6_5	DATA6 6 DATA6 7	DATA6 8	DATA6 9	DATA6 10	DR GND	DATAS 0	DATA5 1	DATA5 2	DATA5 4	DATA5_5	DATA5 6	DATAS 7	DATAS 9	DATA5 10	DATA5 11	DKGND	DRGND	DRGND	DRGND	LVDS CLK -5	LVDS CLK +5	DRGND	LVDS CLK +6	DRGND			DIGITAL		U VERS		
0.4	90	× 2	2	4 2	2 ∞	20	52	5 %	28	88	2 2	38	8 9	<del>5</del>	; 4	46	84 G	22	8	8 %	:3	2	<u>8</u> 3	88	88	2	2 2	2 %	8	83	5 %	8 88	8	83	۲.2 ۲.2	8	8	5 10	5 <u>8</u>	8	0	2 2	19	118	1 2 2	77	128	128	8 8	5 2	138	138	140	CN2	2	E	Ľ		
- m	Ś	- 6	=	<u>e</u> 2	2 5	61	51	3 8	27	62 5	7 %	33	33	ę, 4	43	45	47	5 55	53	85	5	19	88	8 G	: 6	2	55 X	c E	79	<del></del>	22	6 6	89	28	5 S	25	66	10 E	6 10	<u>5</u>	109	Ξ Ξ	12 12	117	61	121	125	127	129	<u>5</u>	132	137	139			Ē	Ľ		
DRVCC DRVCC	DRVCC	DRVCC	DRVCC	DRVCC	DRVCC	DIAVEC	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	DRGND	RESERVED4	RESERVED5	RESERVED0	DRGND	DRGND	MUA SELECT4	DRGND	DATA8_0	DATAS 1	DATA8 2 DATA8 3	DATA8 4	DATA8_5	DATA8 6 DATA8 7	DATA8 8	DATA8 9	DATA8 10	DATAS II	DATA7 0	DATA7 1	DATA7 2	DATA7 4	DATA7_5	<b></b>	DATA7 7	DATA/ 8 DATA/ 9	DATA7 10	DATA7_11	DKGND	DRGND	DRGND	DRGND	LVDS CLK -7	LVDS CLK +7	DRGND	LVDS CLK +8	DRGND				ICON	MUDIFIE	16	6
																		В	O	T	Τ	Ċ	N	Λ	C	C	))	N	N	È	C	Т	Ċ	R	2																								


#### Status

#### New digital lines

•	
•	ommmmm SSSSSSSS
	• • • • • • • • • • • • • • • • • • •

### Status

- New digital lines
- Test interference
- Equalized length
  - Better sampling window!
- Test Impedance



#### BACKUP SLIDES

### Backup

