

Development of a technological prototype of Silicon-Tungsten electromagnetic calorimeter for ILD

Vincent Boudry
LLR – École polytechnique

on behalf of the ILD SiW-ECAL development group




東京大学
THE UNIVERSITY OF TOKYO



Grant ANR-2010-0429-01



TIPP'2014
Amsterdam
June 2nd-6th, 2014




AIDA

©Rey.Hori/KEK


ILC parameters

Max. Center-of-mass energy	250–1000 (90)	GeV
Peak Luminosity	$0,8\text{--}3 \times 10^{34}$	$1/\text{cm}^2\text{s}$
Beam Current	5.8	mA
Repetition rate	5	Hz
Average accelerating gradient	31.5	MV/m
Beam pulse length	0.95	ms
Total Site Length	31	km
Total AC Power Consumption	120-300	MW



- Time between collisions : 350–700 ns
- Trains of 1300–2700 Bunches
- Low detector occupancy
- Low bgd : $e^+e^- \rightarrow qq \sim 0.1 / \text{BC}$
 $\rightarrow \gamma\gamma \rightarrow X \sim 200 / \text{BX}$

- High B field
- Trigger-less
- Power Pulsing ($\leq 1\%$)
- Differed readout



Not To Scale

Constraints on detectors:

Basis: sep of $H \rightarrow WW/ZZ \rightarrow 4j$

- $\sigma_Z/M_Z \sim \sigma_W/M_W \sim 2.7\% \oplus 2.75\sigma_{\text{sep}}$

$\Rightarrow \sigma_E/E \text{ (jets)} < 3.8\%$

- $\text{Sign} \sim S/\sqrt{B} \sim (\text{resol})^{-1/2}$
 $60\%/\sqrt{E} \rightarrow 30\%/\sqrt{E} \Leftrightarrow +\sim 40\% L$

Large TPC

- Precision and low X_0 budget
- Pattern recognition

High precision on Si trackers




- Tagging of beauty and charm

Large acceptance

Fwd Calorimetry:

- lumi, veto, beam monitoring

Imaging Calorimetry




Particle Flow Algorithms :

- $\text{Jets} = 65\% \text{ charged} + 25\% \gamma + 10\% h^0$
Tracks ECAL CALO's
- $\text{TPC } \delta p/p \sim 5 \cdot 10^{-5}; \text{VTX } \sigma_{x,y,z} \sim 10 \mu\text{m}$

H. Videau and J. C. Brient, "Calorimetry optimised for jets," in Proc. 10th International Conference on Calorimetry in High Energy Physics (CALOR 2002), Pasadena, California. March, 2002.

Imaging Calorimetry





Imaging Calorimeters 1000x current granularity

- wrt LHC: data rate ↘↘ but embedded electronics
- Pattern recognition **see Naomi van der Kolk Poster**

Needed R&D:

- Dimensioning, Mechanics (uniformity), Sensors, Electronics, VFE, Power Consumption, Thermal dissipation & uniformity
- Iterative construction & test of Prototypes
- Detector & Integration
 - Optimisation : Physics vs cost, services (PP, cooling)



Dedicated SW tools for PFA:

Difficulty : perf in JER = HW ⊗ SW

SiW ECAL: Physics & Technological prototype




Physics prototype: 2005-2011

PFA proof of concept with comparison to MC (PandoraPFA etc.)

Electronics outside


- 1cm x 1cm pixels
- full 30 layers

(used for PAMELA sat.)



16.5%(stochastic) 1-2% (constant) obtained with 1-45 GeV e-/e+ at 2006/2008 BT

Technological prototype




Embedded electronics

- SKIROC2 analog/digital ASICs
 - auto-triggered, zero suppress., PP
- pixels 5x5mm²

Assess the feasibility

Establish procedures and develop test benches for mass production

The SiW-ECAL of ILD



On going R&D

- Thermic & Mechanical studies
 - Production, Characterisation & Monitoring
 - Thermic simulation & cooling
- Assembly: Quality tests & preparation of large production
 - VFE, PCB's, ASU's
 - TB, Cosmics, Charge injection
- Wafers:
 - Guard Ring Studies → CALIMAX program
 - Characterisation
 - Charge injection by Laser
- DAQ (see Frank Galstaldi talk's)
- Power consumption (not here)
- Optimisation: Cost → reduction of radius

ECAL : Composite Structure (barrel)

Carbon Fiber + Tungsten

- Prod : dec 2011 (5 yrs of R&D)
- 600kg, 15 layers

15 alveoli produced, 1 faulty

1 equipped with Fiber Bragg-Grated (FBG)



⇒ Comparison calculation and measurement

Assembling mould


- Cooking in autoclave

Metrology


- Minor on-side deformation



Optical fiber Thermal sensor



Vérification des paramètres du modèle en comparant la flèche FBG3 mesurée et simulée



ECAL structure

Barrel: 5 octagonal wheels

- $R_{min} = 1808 \text{ mm}; R_{max} = 2220$
- Width = 940mm




End-caps: 4 quarters

- $\varnothing_{min} = 800 \text{ mm}$

Carbone / Tungsten structure

- filled with Si or scintillators (option MAPS/DECAL)


Extensive mechanical simulation & tests



Evolution of skin thickness for Endcaps

Correlation of FEA simulations / shearing tests of representative structure

Problem of bending stress of alveoli skins / evolution of external plies



Influence of modification of external ply thickness on the first main constraint of external and internal walls

If external plies thickness increases => **Impact on ECAL dead zone** => Optimization of deflection values

Tests & simulations to be performed


- Adapt FEA parameters to simulate the whole structure / shearing results
- Destructive test on an existing structure (*demonstrator -EUDET*) / **verification** of bonded structures
- Process: increase intercoat adhesion with structural adhesive film
- Process: obtaining reliable thicknesses of walls (*specific long moulds, tooling development*) / **Draping optimization**
- Reliability tests: good & uniform impregnation of parts, good compacting
- Resistance of End-Caps to earthquake
- “Mass” production conception (*ply book enhancement, tooling, process*)

Displacements	~0.1 mm vs 0.5mm for fatigue shearing tests ...
Main constraints	< 159 Mpa <i>both</i>
Shearing constraint	11.5 Mpa vs 6 (1,8/wall) Mpa for shearing tests ...

From simulations to shearing tests
(ANSYS APDL / SAMCEF / ANSYS ACP)

ECAL End-Caps: shearing tests

Monotonic shearing test




safety factor: $s = 3.2$ with respect to the stress induced / largest module (2,5m–25,5 kN) to be improved / "seismic issues" ILD'13 meeting in Cracow

Reduction in stiffness predictable during integration
 (G# 85 MPa to 74 Mpa)
 Stay $< \Delta x = 0.35$ mm (mechanical limiters) or
 Increase No. of envelope folds (/ seism)
 Max. admissible flexion value of slabs to be confirmed


To be continued in 2014

Destructive tests with charge & discharge cycles / *hysteresis & weakening of the structures (resin) during repeated stresses*


Fatigue + Progressive shearing cycles



Progressive shearing cycles



Fasting system (on HCAL)



EUDET Carbon HR plate
13 mm with metallic inserts

to Carbon HR Rails

Optimization of fastening

~2,56 T

Building on going of transport and handling tools for integration & tests

ANSYS
Noncommercial use only

ANSYS Simulation Data:
A: Structure statique Module 3
Déplacement (m) (mm)
Type: Déplacement directionnelle Z
Unité: m
Système de coordonnées global
Temps: 1
Date: 2014/01/16 10:57

Stress Legend (MPa):
1,778e-7
3,556e-7
5,334e-7
7,112e-7
8,890e-7
1,067e-6
1,245e-6
1,423e-6
1,601e-6


Scale: 0,000 0,250 0,500 (m)

Mechanical structure of frames


Thermic Studies & Cooling

Power dissipation : Final goal with power pulsing 1/100 s

For 1/2 SLAB from barrel
Wafers consumption : 0.205 W
Front SLAB electronic : 0.3 W




Ecal detector : 4.5 kW



Passive cooling : OK

... support up to 10x bigger heat load (for details see backup)





SLAB Assembly: full chain

R&D for “mass production” and QA

- Quality tests & preparation of large production
- Modularity → ASU & SLABs
 - Choice of square wafers (≠ from hex: SiD, CMS HGICAL)

Numbers ($R_{ECAL} = 1,8 \text{ m}$, $|Z_{Endcaps}| = 2,35 \text{ m}$)
(likely to be reduced by 30–40%)

- Barrel modules: 40 (as of today all identical)
- Endcap Modules: 24 (3 types)
- Slabs = 6000 (B) + 3600 (EC) = 9600
 - many ≠ lengths
- ASUs = ~75,000
 - Wafers ~ 300,000 (2500 m²)
 - VFE chips ~ 1,200,000
 - Channels: 77Mch





ASIC tests w/ testboards

SKIROC2 VFE Chip

- 64ch readout/chip
- preamp + 2 shapers
- Auto-trigger
- 15 cell analog memory
- 14 bit ADC

SKIROC2 test board

- No detector, input holes
- Analog/digital tests
- Automated test software with Labview \Rightarrow characterisation
- Small crosstalk found





See Ch. de la Taille's talk


ECAL : FE Boards

Tests of (early) FEV7 CIP et COB PCB


- Thin option (COB) not (yet) solved
 - ⇒ Choice of going to U shape of "Adaptator" board
- Interface to cooling
- Buffer for power pulsing
 - with super-capacitors (super-C)
- Connexions tested in strong B field
 - DESY (02/2013): no effect



FEV9





FEV7 CIP at the present time




CIP

BGA packaging




COB



FEV 8→9→10


FEV8




QFP SKIROC2

- 4 chips/board (256ch)
- used in 2012/13 BT
- 10 slabs exist

FEV9



Mechanical model, no chips



Straight and snake lines

16 BGA SKIROC2

- Good flatness (< 0.5 mm)

Electronics test are on-going


4 FEV9 will be interconnected for long slab test.

FEV10

will be used for 2015 BT

COP option:


new production (in Korea) soon



Flexible FE test bench

2.0 – Setup option with support of test electric probes for connecting WAFER to FEV

- Realize an assembly with removable wafer in order to acquire cosmic data. This assembly will test the entire acquisition chain (Wafer-FEV-SMBV4-DIF-GDCC-CCC-PC-Software) before the wafer gluing operation. The first test was realized last week



Flexible benches for R&D

CALICE DAQ2 Acquisition System

Qualification of PCB before assembly

Basis for later mass test

Franck Gastaldi's talk
(DAQ Session)


Assembly 1: Gluing

Toward semi-automatic gluing of 4 wafers on every PCB:

- Constraints on the PCB geometry have been identified:
 - Flatness
 - Parallelism of the edges
 - Uniform height of the ASIC soldered on the board

9 sensors has been glued with the robot: used at 2012–13 beam tests

The leakage currents measured before and after the gluing process are similar.



Recent improvements

- Use of specific pumps for dry and clean vacuum
- Careful cleaning of PCB
- New positioning of the glue dots for the external pads, to avoid short-circuits.

Next steps

Software for automated positioning and alignment

Combine gluing and positioning robots



Move to clean room

Test the gluing of 4 sensors on a single PCB


- already done with 4 glass tiles on FEV9

Completing the Quality Insurance

- Procedure
- Metrology of PCB
- Transportation from/to other labs



Both robots assembled



Assembly bench

Development of a set of specifications to assure proper assembly of four wafer ASUs

- Tolerances of PCB, H or U board
 - Example : Mechanical stress on wafers during interconnections
- First set end spring 2014


Revision/Scrutinisation of assembly tools

- Development and validation of assembly bench, 'easy' reproducibility
- Combination of ASU positioning and interconnection

Interconnection station





Assembly station



Assembly of slabs: example of systematic studies

Pressure test on ASU (FEV8_Glass) with soldier iron for interconnection



Support of plate

Plexiglass plate

Mirror

Mirrored image of lower ASU part

Tests will be repeated with 'false' wafers (contact with IEF Orsay)

Wafers:

Key elements of detector

- Basic unit for the size of the detector
- (Most expensive part too)

Guard Rings

- Alternative designs
 - segmented, “edgeless”
- Complete characterisation of sensors
⇒ link to & test variety of producers
- Work in CALIIMAX-HEP French ANR in relation with Kyushu/Hamamatsu


Test of Silicon sensors

- Test different HPK designs: C-V, I-V.
- Laser tests: xtalk via GR.

Plans: Irradiation tests (γ, n)


See Tatsuhiko Tomita's Poster

From physics prototype test beams



• “Square events”



- cross talk between guard rings and pixels



Basic sensor study


Two batches of Hamamatsu sensors

pixel size : 5.5 x 5.5 mm	same	pixel size : 5.5 x 5.5 mm
thickness : 320 μ m	same	thickness : 320 μ m
number of pixels : 256	same	number of pixels : 256
guard ring : 1	different	guard ring : 0
resistivity : unknown	higher as Hamamatsu said	resistivity : unknown




C-V curve: saturation V differs

The leakage current at 120 V is 31nA (old : 48nA),
at 60 V is 21nA.




This value is twice lower than old prototype.

Laser study with guard rings (baby wafers)




Nd:YAG laser (1064nm)
 focused to $< 20 \mu\text{m}$
 $\sim 1.5 \text{ ns}$ pulse width
 $\sim 13 \text{ kW}$ peak power
 10,000 pulses measured
 120V bias voltage
 on silicon



laser





Next : Meshed electrodes
 \rightarrow shoot inside pixels

















Dedicated DAQ



1 Continuous GR




4 segmented GR



Laser study (full wafer)

... fires in Si detachable sensor in the gap between aluminium contacts



Laser characteristics: = 1056 ± 5 nm, 200 kHz,
< 1 nsec pulse

- ~ 700 MIP signal. Intrinsic silicon absorption length at 300 K: ≈ 0.8 mm.


Adapted Flexible FE testbench setup

- 1024 spring contacts of 5 mm length between pixels and PCB pads.

“Standard Acquisition chain”

Hamamatsu silicon sensor:

- 16x16 pixels of 5.5×5.5 mm², thickness 330 μ m.



Preliminary results:

- Not all springs installed and not all have contacts, about half is operational.
- Clear signals in connected pixels.
- A typical induced signal is $\sim 0.4 \dots 0.5$ % per outer pixel side $\times 2$ for corner, $\times 2$ in case of 4 connected pixels.

To be improved: high noises (set-up), PCB bending.

Working well but “Room for improvement”

from Charge injection, cosmics, test beam

Post triggering of BX+1, BX+2 at many channels

- in $\leq 50\%$ of events
- improved by decoupling capacitor but still exists

Noisy channel – $\sim 10\%$? (PCB routing?)

External trigger not working

- Auto trigger mode only



TDC (maybe too noisy)

$\sim 5\%$ nonlinearity at ~ 1 MIP level

Many of them will be improved/solved in FEV9 & 10

Charge injection,

- 1 chip, \neq memory (SCA)



Optimisation: Cost vs performance

Multi-parametric optimisation





- Using full simulation & PFA rec (PandoraPFA) on
 - jets, tau's, gamma
 - over full E range
- options mix: HCAL's
- Main cost driver:
 - Radius of Tracker
 - Number of layers
 - Wafers & structural gaps,
 - Electronics thickness
 - Resilience: allowable failure rate (channel, chips)

Reduction of

- Radius (1,8m → 1,4m)
- Number of layer (30 → 25)

seems reasonable for minor perf. degradation for ~30-40% cost reduction

To be assessed with full simulation around new design



Conclusion & Plans

Complex task of learning & optimisation

- Every aspects intertwined:
 - Electronics performance (including power budget), Thermic, Mechanics, Compactness, reconstruction SW ... within Physics performances & Cost “envelop”
 - Mass production & Quality Aspects at every stage
- Long Iterative learning procedure
- Wafer design and characterisation crucial (Cost), contact with producers (experience buildup)

2014: Solutions found for every aspects → “full” technological prototype in 2015

- Short slabs (1 ASU) in Fall
- Tower of $18 \times 18 \text{ cm}^2$ + 1 Long slab (6–7 ASUs) in 2015

TB with HE electrons: stand-alone & combined (SDHCAL, AHCAL slabs): end 2015–2016


- verification of response, electronics in beam

10 yrs of R&D → applications to future detectors: ILD but also

- HL upgrade of the CMS endcap phase2 (HGICAL option)
- Future circular colliders (TLEP/FCC, CEPC); heavy ions fix exp.
 - Adaptation needed (power consumption → lower granularity)
 - Si radiation resistance

Extras


Physical prototype




Structure

- 30 layers of Carbon Fiber /Tungsten
 $10 \times 0.4 X_0 + 10 \times 0.8 X_0 + 10 \times 1.2 X_0 = 24 X_0$
- Self supporting Structure
- Sensor Units with external analog readout chips

High resistivity Si PIN Diode divided in $10 \times 10 \text{ mm}^2$ cells





Optimization of "Hybrid"





RMS90(E_j) / Mean(E_j) [%]

	45GeV	100GeV	180GeV	250GeV
SiECAL	3.70	2.86	2.88	2.96
Hybrid [Si16+Sc14]	3.66	2.90	2.90	3.00
Double	3.69	2.92	2.91	3.02
Single	3.73	2.90	2.87	3.00
ScECAL	3.70	2.97	3.05	3.18



We will move to more strategic way...

Current structure of end caps



ILD : intégration

Intégration → DBD (fin 2012)

- Développement d'outils de CAO
- EDMS – aussi utilisé coté machine
- ↔ LAL, DESY

Calorimètres

- ECAL (↔ LPSC, LAL)
- DHCAL (↔ IPNL, CIEMAT)

Cohérence ↔ simulation




Développement d'un modèle réaliste

- Zones mortes
- services (cooling, power)
- Supports


Critique pour le DBD

(très visible au meeting IWLC'2010)

1ère version de ILD ~ complète
→ production MC de masse




Study from the power source to the global cooling





SLAB

Thermal simulation and test on Slab





Heat exchanger


Simulation and test on different type of heat exchangers



Global cooling
True scale leak less loop



Reminder FEV_COB



- Interface board with Chip On Board
- Assures compact calorimeter

- **Not trivial specs**

Ultrathin : 9 layers with thickness of about 1.2mm

Deviation of total planarity of about 0.5 mm (3mm is industrial standard)

However it's now there in a first version

- Design and routing OMEGA/LAL
- Fabrication end of 2012
- Metrology at LAL
- Chips mounted beginning of 2013 by CERN bonding lab

- First tests in summer 2013 at LAL

Cooperation with EOS

R. POESCHL S. CALLIER ILC FEV8_COB_1210_CAO/LAL/ORSAY D. CUISY 0164468536


Layout Cross Section

Subclass Name	Type	Thickness (MM)	Dielectric Constant	Loss Tangent	Shield	Width (MM)	Impedance (ohm)	Coupling Type	Spacing (MM)	DI(D) (ohm)
1	SURFACE		1	0						
2	TOP1	PLATE	0.02	1	0					
3	DIELECTRIC	0.16	4.5	0.035						
4	TOP 2	CONDUCTOR	0.02	4.5	0.035	0.120	55.166	NONE		
5	DIELECTRIC	0.1	4.5	0.035						
6	C2 SIG	CONDUCTOR	0.035	1	0.035	0.120	37.674	EDGE	0.160	70.594
7	DIELECTRIC	0.06	4.5	0.035						
8	C3 GND	CONDUCTOR	0.014	1	0.035					
9	DIELECTRIC	0.075	4.5	0.035						
10	C4 AVDD AVDDC	CONDUCTOR	0.014	1	0.035					
11	DIELECTRIC	0.06	4.5	0.035						
12	C5 DVDD DVDDC	CONDUCTOR	0.035	1	0.035					
13	DIELECTRIC	0.12	4.5	0.035						
14	C6 GND SIG CAMTES	CONDUCTOR	0.035	1	0.035	0.120	33.626	EDGE	0.160	65.645
15	DIELECTRIC	0.06	4.5	0.035						
16	C7 GND	CONDUCTOR	0.014	1	0.035					
17	DIELECTRIC	0.075	4.5	0.035						
18	C8 SIG	CONDUCTOR	0.014	1	0.035	0.120	25.324	NONE		
19	DIELECTRIC	0.06	4.5	0.035						
20	C9 GND	CONDUCTOR	0.035	1	0.035					
21	DIELECTRIC	0.06	4.5	0.035						
22	BOTTOM	CONDUCTOR	0.04	1	0	0.120	44.724	NONE		
23	SURFACE		1	0						

Total Thickness: 1.106 MM

Layer Type: ALL Material: ALL Field to Set: Thickness Value to Set: Update Fields

OK Apply Cancel Refresh Materials Help



- Korean company EOS has declared to be ready to produce the PCB
 - > Relaxed constraints on the thickness 1.2mm -> 1.5mm
- Technical discussion ongoing via mail but production is imminent
- Plans to assure entire PCB assembly in Korea
 - PCB production
 - ASIC bonding
 - Encapsulation