



H.-G. Moser  
Max-Planck-Institut  
für Physik,  
Munich

# Thinned Silicon Detectors

- **Motivation**
- **Technologies**
- **MPI SOI Technology**
- **Results**
- **Plans**

Vertex07  
Lake Placid, NY  
9/25/2007



H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

# Motivation for Thinning


## In Industry:

- Flexible electronics (smart cards)
- Reduced power consumption
- Vertical (3D) integration

## Particle Physics:

### Material Reduction:

- High precision vertexing (& tracking) detectors demand low material budget
- ILC aims for 0.1%  $X_0$  per layer
- $X_0$  for Si: 9.26 cm  $\Rightarrow$  0.1% corresponds to 100  $\mu\text{m}$  Si!
- Need mechanical carrier, readout & control ASIC, interconnection material
- Sensitive area has to be  $\sim 50 \mu\text{m}$  thick!



## Lower leakage currents and operation voltage for back illuminated devices


$$V_{\text{dep}} \sim d^2$$

$$I_{\text{leak}} \sim d$$

## Detectors measuring $dE/dx$

Improve radiation tolerance: sLHC:  $10^{16} \text{ n/cm}^2$

Example:  
Back-illuminated  
SiPM





H.-G. Moser  
Max-Planck-Institut  
für Physik,  
Munich

# Trapping in highly irradiated detectors

Highly irradiated detectors  
( $\phi > 10^{15}$  n/cm<sup>2</sup>)



- Large leakage currents
- Large depletion voltage
- Low CCE due to trapping

$$I_{\text{drift}} < d_{\text{det}}$$

Thin detectors can give the same signal!

However: thin detectors  
have always a small signal,  
even before irradiation!

Low noise electronics  
necessary!





H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

# Electric field and drift velocity

Is there an advantage of thin detectors?



At the same voltage thin (=over depleted) detectors have a higher electric field than thick (= partially depleted) detectors

⇒ Higher drift velocity  
⇒ Better CCE

(unless  $v_{\text{drift}} \sim v_{\text{sat}}$ )

In addition the depleted volume of thick detectors is larger


⇒ Larger leakage currents (shot noise, heat)  
⇒ Additional volume does not give a signal ( $I_{\text{drift}} < I_{\text{dep}}$ )





H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

# Charge Collection




Irradiation to  $5 \times 10^{15}$  n/cm<sup>2</sup>

Thicknesses: 100  $\mu\text{m}$   $V_d=150$ V  
150  $\mu\text{m}$   $V_d=325$ V  
250  $\mu\text{m}$   $V_d=900$ V

At 350 V the 100  $\mu\text{m}$  detector collects 95% of the charge of the thicker detectors but at much less leakage current!

The example above assumes a planar diode.  
For segmented detectors CCE is affected by the weighting field.  
Signal (thin) > signal (thick) possible!  
(G. Kramberger)





H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

# Methods

## Processing thin wafers

In principle: wafers can be thinned to  $\sim 10 \mu\text{m}$

Standard thickness:

$\sim 300 \mu\text{m}$  (4")  $\rightarrow 250 \mu\text{m}$

$\sim 500 \mu\text{m}$  (6")  $\rightarrow 300 \mu\text{m}$


Wafers below this thickness become fragile.

Reduced yield, non standard processing.

Problems in automated batch processing lines.

Not recommended and many manufactures will refuse to do it.

(140  $\mu\text{m}$  detectors on 4" wafers made by Micron Semiconductor: see G. Casse)



## Back thinning of processed wafers/chips


“standard procedure for CMOS wafers/chips”

Wafer/chip need to be glued on a carrier

No back side processing possible

(except: laser annealing,

e.g. for back thinned CCDs)





H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

# Methods

**Backside processing:**

**High temperature steps (diffusion or annealing after ion implantation) incompatible with already processed front side (e.g. aluminium)**

**Etching of thin, small windows, process after etching**



*Mask windows*



*Thinning by etching*



*Process both sides*

**Without etch stop: difficult to control thickness and uniformity**

**use etch stops:**

**a) highly doped epi-layers: ok, but perhaps this is not the material you want for detectors**

**b) buried oxide layer in SOI wafers**

**Processing after thinning: limits the size of the thinned devices!**

**Difficult for large area devices ( $> \sim \text{cm}^2$ )**



**Is it possible to do all high temperature steps before etching?**



H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

# Thinning Technology at MPI Semiconductor Laboratory

- 1) Process backside of thick detector wafer (structured) implant.
- 2) Bond detector wafer on handle wafer.
- 3) Thin detector wafer to desired thickness (grinding & etching).
- 4) Process front side of the detector wafer in a standard (single sided) process line.
- 5) Etch handle wafer.  
If necessary: add Al-contacts  
Leave frame for stiffening and handling, if wanted










H.-G. Moser  
Max-Planck-Institut  
für Physik,  
Munich

# SOI Wafer Bonding

**SOI wafer bonding: done in industry  
(TRACIT, France)  
Good quality, almost no voids**

**Thinning of handle wafer to (almost) any  
thickness. Stack can be handled like a  
normal wafer  
Handle wafer is a perfect protection of  
the detector backside!  
Single sided processing even for n-in-n  
detectors**

**Selective anisotropic etching by TMAH  
Tetramethyl Ammonium Hydroxide**





H.-G. Moser  
Max-Planck-Institut  
für Physik,  
Munich

## How thin can we get?

Tests made with 4 inch wafers  
Mechanical dummies, no processing


50  $\mu\text{m}$ : no problems

< 50  $\mu\text{m}$ : Si becomes “flexible” and  
surface gets distorted


Depends on window size

Probably worse for processed wafers  
(CTE mismatch of SiO and Al layers)

However: no damage!



51  $\mu\text{m}$





26  $\mu\text{m}$




H.-G. Moser  
Max-Planck-Institut  
für Physik,  
Munich

# Thinning : mechanical samples


6" wafer with diodes and large mechanical samples



Possibility to structure handling frame  
(reduce material, keep stiffness)



Vertex07  
Lake Placid, NY  
9/25/2007



Thinned area: 10cm x 1.2 cm (ILC vertex detector dummy)



H.-G. Moser  
Max-Planck-Institut  
für Physik,  
Munich


Vertex07  
Lake Placid, NY  
9/25/2007

# Mechanical Properties




Bill Cooper, Fermilab

Longitudinal Sagitta at Edges (no gravity)







Average Deflection under Gravity





H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

# PiN Diodes on thin Silicon






Vertex07  
Lake Placid, NY  
9/25/2007



H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

Vertex07  
Lake Placid, NY  
9/25/2007

# Irradiations



Proton irradiations of PIN diodes (50  $\mu\text{m}$ , n-type)

Fretwurst et al. NIM A 552 (2005)

After short term annealing:

Leakage currents:

$a(80^\circ\text{C}, 8\text{min}) = 2.4 \times 10^{-17} \text{ A/cm}$

$V_{\text{dep}} < 100\text{V}$  at  $10^{16} \text{ p/cm}^2$

However, detectors need to be kept cold  
(avoid reverse annealing!)

With  $N_{\text{eff}} = |N_0 \exp(-c \cdot \phi) - \beta \phi|$

$\beta = 3.6 \times 10^{-3} \text{ 1/cm}$

(like oxygen enriched material)

50  $\mu\text{m}$ : CCE  $\sim 66\%$  @  $10^{16} \text{ p/cm}^2$   
2600 el (extrapolated)



H.-G. Moser  
Max-Planck-Institut  
for Physics,  
Munich

# Actual Projects: Large ILC type structures

Large (10cm x 1.2 cm) ILC module like structures, 50  $\mu\text{m}$  thick


Instrumented with MOS diodes and strip-like patterns  
Smaller test diodes and MOS structures

Backside implant like needed for DEPFETs (structured p-implant)


Processing of real thinned DEPFETs scheduled for 2008/2009

Alignment marks  
in BOX to find the  
partial p-implant  
after bonding

Implants like DEPFET config.



unstructured n+ on top  
structured p+ in bond region







H.-G. Moser  
Max-Planck-Institut  
für Physik,  
Munich

# sLHC Pixel Detectors

R&D for the sLHC upgrade of  
the ATLAS pixel detector.  
Should withstand  $10^{16}$  n/cm<sup>2</sup>

Pixel and mini-strip structures  
ATLAS pixel module  
n-in-n and n-in-p design  
75  $\mu$ m and 150  $\mu$ m thick



Objective:  
Demonstrator using a thin detector  
Interconnected to a (thinned) ATLAS  
pixel FE chip using 3D  
interconnection technologies (vias)

See talk by Marc Weber





H.-G. Moser  
Max-Planck-Institut  
für Physik,  
Munich

# Summary

**Processing of thin wafers ( $< 150 \mu\text{m}$ , though available) highly non-standard: expensive, not for large scale production.**

**Back-thinning of processed wafers is industry standard  
Thicknesses of  $\sim 10 \mu\text{m}$  can be made.**

**Problems for detector production if backside processing (uniform or structured is needed, for fully depleted devices).**

**Solution: SOI wafer and thinning by etching after processing.  
Rather conventional process which can be done in industry.**

**Possible applications:**

**sensors for low material precision tracking detectors.  
sensors for highest radiation levels.**

**First results very promising (electrical, mechanical, rad. hardness).**