Overview of the history of LHC DAQ systems

DAQ@LHC workshop, 12 March 2013 S. Cittolin (University of California San Diego)

- Design issues: Architectures

- Physics, rates and requirements
- Front-end, event selection levels
- Readout networks
- Design issues: Technologies
 - Project history and technologies trends
 - Predicted and unpredicted evolutions

- Conclusion

LHC&TDAQ project timeline (the time of a generation)

- 1984 Lausanne workshop (LEP/LHC)
- 1990 Design of experiments
- **1992 CMS Letter of Intent**
- 1994 Technical Design Report
- 1996 LHC project approved
- 1998

2000 Trigger Technical Design Report
2001 LHC cost review
2002 DAQ Technical Design Report



Magnet test Global Run

Circulating beam Global Run
Colliding beams
Start physics runs

1990-1995 **Research** and Development

1996-2002 **Prototypes** and Demonstrators

2003-2005 **Final Design**. Choice of technologies

2006-2008 **Construction** and commissioning

DAQ design issues at LHC (1990-2010)


- Physics and rates

- Collisions and detector front-end
- Event selection levels
- DAQ readout network




Proton-proton collisions at LHC. Searching issue









Data detection, event identification and event analysis





Detector granularity Event size: Store and analyse data ~ 10⁸ cells ~ 1 Mbyte 10's of PetaBytes/year




Data processing power: tens of TFlops



Physics at LHC: overall data handling requirements





DAQ design issues at LHC (1990-2010) - Physics and rates


-Collisions and detector front-end

-Event selection levels

- DAQ readout network








- -25 ns defines an overall time constant for signal integration, DAQ and trigger.
- The rate of the collisions (40 MHz) is (was) not affordable by any data taking system.
- The off-line computing budget and storage capacity limit the **output rate** (~100 Hz)






TTC. A multichannel **optical distribution system broadcasts the LHC 40 MHz clock** and the Global Trigger signals to several thousand destinations







Successively more complex decisions are made on successively lower data rates



Level-1 input: 40 MHz output: 100 kHz

Particle identification (High p_T , e, μ , jets, missing E_T)

- Local pattern recognition
- Energy evaluation on prompt macro-granular information

Level-2 input: 100 kHz. Output 1 KHz

Clean particle signature (Z, W, ...)

- Finer granularity, precise measurement
- Kinematics, effective mass cuts and event topology
- Track reconstruction and detector matching

Level-3 input 1 kHz. Output: O(100Hz)

Physics process identification

- Event reconstruction and analysis


On-line global selection: 99.999 % rejected, 0.001 % selected

Readout and trigger dead-time must be kept at minimum (typically of the order of few %) The trigger system has to maximise the collection of data for physics process of interest at all levels, since **rejected events are lost for ever**






Use signals from fast detectors (calorimetry and muon systems) to identify: high pt electron, muon, jets, missing ET



Algorithms run on local calorimeter and muon coarse data. With new data every 25 ns and decision latency $\sim \mu s$ Special-purpose hardware reduces event rate (to be read out) from 40 MHz to 100 kHz.

High Level Triggers (HLT) requirements and operation

HLT algorithms have **the full event data** available and **no limitation on complexity**. (In CMS a single physical step (**HLT**) after L1 is used to achieve a rejection factor of ~1000)



Main requirements:

- Input after level-1 at maximum event rate of 100 kHz
- Selection must be inclusive based on the presence on one or more objects above $p_{\rm T}/E_{\rm T}$ thresholds
- All algorithms/processors run off-line code
 - L2: muon+ calorimeter only.
 - L3: use full information including tracking
- Run on farm of commercial CPUs
- Code **runs in a single processor**, which analyzes one event at a time
- HLT has access to **full event data** (full granularity and resolution)

Only limitations:


- CPU time (TeraFlops needed)
- Output selection rate (~10² .. 10³ Hz)
- Precision of calibration constants





Level-1 trigger architecture. Massively parallel: One event -> Multi-processors

- High (fixed interconnections), Short (fixed) latency. Pipelined simple ALUs



High Level Triggers architecture. Cluster structure: One event -> One processor - Loose coupling, large latency. Node high power



60 MHz

288 MB/s

144 MB/s


1.3 Gbit/s

288 MB/s

60 MHz



1990. LHC detector channel



One HDTV = One LHC channel

Analog bandwidth Digital resolution Digital bandwidth ~ 100 MHz 12_14 bits

1990. HDTV chain

~ 1 Gb/s

Since early 80's:

- Digital Signal Processing (DSP) has become pervasive at all levels in our society.
- DSP as a technology has become the primary growth driver for the entire semiconductor market.
- The telecommunication industry has been one of the major customers for the development of this technology.
- Analog to digital converters (ADC)
- Multiply accumulator (MAC)
- GHz optical links and Laser LED
- Finite Impulse Response (FIR) digital filters and vector processing are today the building blocks of any LHC detector readout chain as well.


DAQ design issues at LHC (1990-2010)

- Physics and rates
- Collisions and detector front-end
- Event selection levels
- DAQ readout network




HEP experiments Level-1 rate / data volume trends








1978-1989. UA1 DAQ system





1981-84

- Remus data acquisition (≈200 CAMAC crates)
- rate on tape ≈ 1Hz (event size ≈100 Kbyte)

Proprietary/Standards: CAMAC, embedded µP, custom-CPU, VME





1989-2001 LEP DAQ systems


Aleph

Delphi










Proprietary/Standards: CAMAC, FASTbus, µp, VME, servers









1970-80. PS/ISR/SPS: Minicomputers

Readout custom design First standard: CAMAC Software: no-OS, Assembler

kByte/s, kFlop







1980-90. p-p/LEP: Microprocessors

HEP proprietary (Fastbus), Industry standards (VME) Embedded CPU, servers Software: RTOS, Assembler, C, Fortran

MByte/s, MFlop






2000. LHC: Networks/Clusters/Grids


PC, PCI, Clusters, point to point switches Software: Linux, C,C++,Java,Web services Protocols: TCP/IP, I2O, SOAP,

TByte/s, TFlop



2000's On&Off-line processing and communication modely

Consists of buffer memories, processors, communication links, data-flow supervisors, storage and data analysis units. Conceptually, the On/Off-line systems can be seen as a global **network interconnecting all** the data-flow, control and processing units




At the time of the finalization of the system design (2002-03), a single network technology could not satisfy at once all the LHC requirements. The LHC DAQ designs had to adopt multiple specialized networks instead.






Each LHC experiment developed its own scheme to cut the rate, to process events online and/or optimize the throughput. In a sense, the **systems designed** and built are "approximations" of the basic architecture/conceptual design



























ATLAS LVL2 trigger refines the selection of candidate objects compared to LVL1, using full-granularity information from all detectors, including the inner tracker which is not used at LVL1. In this way, the rate can be reduced to ~1kHz. The data can be accessed selectively by the LVL2 trigger which uses regions of interest (ROI) defined by the LVL1 trigger

Collision rate Level-1 Maximum trigger rate Average event size


Flow control&monitor

- 40 MHz **100 kHz** ≈ **1.5 Mbyte** ≈ 10⁶ Msq/s
- Readout concentrators/links **Event Builder bandwidth max. Event filter computing power Event Builder GBE ports** Data production Processing nodes
- 1500 x 1 Gb/s 0.2 Tb/s ≈ 10-20 TeraFlop
- > 4000
- ≈ Tbyte/day
- ≈ x Thousands

Proprietary/Standards: Front-end, VME, PC servers, Networks, Protocols, OS







- Collision rate4Level-1 Maximum trigger rate1Average event size≈ 1Flow control&monitor≈ 1
- 40 MHz **100 kHz ≈ 1 Mbyte** ≈ 10⁶ Msg/s

Readout concentrators/links **Event Builder bandwidth max. Event filter computing power Event Builder GBE ports** Data production Processing nodes


- 512 x 4 Gb/s 2 Tb/s ≈ 10-20 TeraFlop > 4000 ≈ Tbyte/day
- \approx x Thousands

Proprietary/Standards: Front-end, VME, PC servers, Networks, Protocols, OS



On-line rate decimation and data flow








ATLAS: On-line trigger levels and event building








CMS: On-line trigger levels and event building







LHC experiments TDAQ summary




	Trigger No. Levels	Level-0,1,2 Rate (Hz)	Event Size (Byte)	Readout HLT Out Bandw.(GB/s) MB/s (Event/s)	
ATLAS	3 ¹	LV-1 10 5 1.5x10 LV-2 <mark>3x10</mark> 3	6	4.5 300	(2x10 ²)
CMS	2	LV-1 10⁵ 10	6	100 O(1000)	(10²)
LHCb	2	LV-0 10⁶ 3x10	4	30 40	(2x10 ²)
ALICE	4 3 3 1 1 1 1 1 1 1 1 1 1	_{Рь-Рь} 500 _{р-р} 10 ³ 2x10	5x10 7 6	25 12 200	2 50 (10²) (10²)


Computing and networking

- Scale free systems

Architecture issue I: Scale-free HLT parallel processing




Massive Parallel Processing (MPP)



ONE Event, ALL processors

- Distributed network
- Programming complexity
- Single points of failure
- Low latency
- Exponential scaling



Cluster of processors (CPU farm)




Performance

#CPU

- Decentralised network
- Sequential programming
- 100 kHz, 10000 cores
- High latency (large memory)
- Scale free












No technology today provides the functionality and performance required by the overall throughput and Of/Off-line computing.

Factorize the problem: splitting On-line (TDAQ) and Off-line (Analysis)




On-line (TDAQ)

-Custom logic

- -Front-end readout by custom link
- -Data readout by dedicated networks
- -Optimized network interconnections
- -Local processing units (HLT)
- -Local data storage

Off-line (Storage & Analysis)

- -Centralized permanent data archive
- -Decentralized processing and storage
- -Distributed physics analysis
- -Interconnection by public networks








On/Off-line **TDAQ (and GRID) systems are, by construction, scale-free systems;** they are capable of operating efficiently, taking advantage of any additional resources that become available or as they change in size or volume of data handled.

Other complex systems. e.g. **the Word Wide Web**, **show the same behavior**. This is the result of the simple mechanism that allows networks to expand by the addition of new vertices which are attached to existing well-connect vertices.
















Lv-1 processor, low Latency (μ s) synchronous 40 MHz, 128 cells depth **ONE event ALL processors** Pipeline memory for each channel Radiation & power issues







Higher levels: Parallel processor clusters. EVENT DRIVEN Implementation: Commodities (Servers, links, networks)



HLT PC farms, high latency (sec) asynchronous scale-free expandable ONE event, ONE processor Data memory (PC) for each event

OFF-line. Data source: Centralised Data analysis and storage distributed GRID. CLOUD... Implementation: Commodities (Servers, links, networks)




Design issues: Technologies

- Project history and information technologies trends
- Predicted and unpredicted evolutions




Data communication. Network and Internet traffic trends





Computing power trends








Top500 supercomputer architectures and operating systems history











1996. According to Linux Magazine, Digital Domain, a production studio located in Venice, California. produced a large number of visual effects for the film Titanic. During the work on Titanic the facility had approximately **350 SGI CPUs, 200 DEC Alpha CPUs and 5 Tbytes of disk** all connected by a 100 Mbit/s network.


Since 90's:

- Large computing power at low cost is made available as clusters of commodities (PCs and networks)
- LINUX has become the most popular Operating System

CPU estimated in 2002. Total: 4092 s for 15.1 kHz \rightarrow 271 ms/event. Therefore, a 100 kHz system required about 13 TFLOPs (corresponding to ~30000 CPUs of 2002)

CPU implemented in 2008. The 50% of the HLT system integrated in 2008 consisting of 5000 2.6 GHz CPUs (720 PCs of two quad-core) corresponds to about **10 TFLOPs** in line with the foreseen requirements and in agreement with the Moore law of integrated logic systems (corresponding to a factor 10 in speed every 6 years)

Top500 interconnection technologies history and TDA decisions




Unpredicted

- Collaborative work
- Network&Computing fusion





ISR. 1970 CR info tools: Coaxial Cables Teletype Telephone




ISR 1970. Voltmeter display, no terminal





ISR. 1970 CR info tools: Coaxial Cables Teletype Telephone

P-aP. 1980 CR info tools: RS 232 Alpha terminal Video&Telephone



1980 P-Pbar. A lot of persons in front of one screen





ISR. 1970 CR info tools: Coaxial Cables Teletype Telephone

P-aP. 1980 CR info tools: RS 232 Alpha terminal Video&Telephone

LEP. 1990 CR info tools: RS 232, Ethernet Graphics terminals Video&Telephone



1990 LEP. A lot of screens in front of one person






ISR. 1970 CR info tools: Coaxial Cables Teletype Telephone

P-aP. 1980 CR info tools: RS 232 Alpha terminal Video&Telephone

LEP. 1990 CR info tools: RS 232, Ethernet Graphics terminals Video&Telephone

> LHC 2010 CR info tools: Wireless LAN, WAN Internet, WWW



2010 LHC. The person is on the screen

Experiment control and monitor system and WWW service

Cessy: Master&Command control room



Meyrin: CMS DQM Centre



Fermilab: Remote Operations Centre



CR: Any Internet access.....



A general and expandable architecture has been deployed for the **experiments' Run control and monitoring** largely based on the emerging Internet technology developed in the field of **WWW services**





World Wide Web Since the start of the exploitation of large accelerator laboratories 1992 around the world, the design and operation of High Energy (W3) is a wide-area hypermedia al initiative aiming to give universal Physics experiments have required an ever increasing number of universe of documents. Even ming there is online about W3 is linked directly or participating institutions and collaborators. From tens of indirectly to this document, including an executive summary of the project, Mailing lists , Policy , November's institutions and hundreds participants during the Collider and W3 news, Frequently Asked Questions. LEP period up to hundreds of institutions and thousands What's out there? Pointers to the world's online information, subjects scientists in today LHC experiments. W3 servers, etc. Help on the browser you are using At the end of 80's with the digitalization of information and the Software Products A list of W3 project components and their current growing support of information infrastructures (computer centers state. (e.g. Line Mode ,X11 Viola , NeXTStep , Servers, Tools, Mail robot, Library) and Internet), a tool was needed to improve the collaboration Technical Details of protocols, formats, program internals etc between physicists and other researchers in the high energy Bibliography Paper documentation on W3 and references. People physics community. A list of some people involved in the project. History A summary of the history of the project

The **World Wide Web** originally was intended for this purpose, however fusing together networking, document/information management and interface design it has become in few years the most popular instrument to provide seamless access to any kind of information that is stored in many millions of different geographical locations. In addition, it stimulated the expansion of network infrastructures and the development of new software and hardware services based on common standards (TCP/IP, HTML, , SOAP, XML,.... GRID, CLOUD,...)






The EU Commission says reimposing border checks in the Scherger zone may be necessary when faced with extraordinary flows of might Migrarits set sights on France OSA: Scherger Agreem



Attack after Turkey PM poll rally

A policeman w hiled during an attack is northern Turkey, ataged with viait by Prime Minister Robis Tayyip Endigán. Turkish media say.








1997 CERN. A LHC event builder prototype

1997 Stanford. A Web search engine prototype





2008 The CMS HLT center on CESSY and hundreds Off-line GRID computing centers 10⁵ cores





2008 One of Google data center 10⁶ cores








What next, higher:

- Rates, bandwidth, selection power




HEP experiments Level-1 rate / data volume trends







Data communication. Network and Internet traffic trends







- Confine custom design to specialized front-end interfaces


Front-end critical electronics, space, features, radiation hard, power consumption Level-1 processors and specialised data links (TTC, analog readout etc.) Readout interface to detector electronics

- Rely on hardware and software industry standards

Custom/standards (PC clusters, VME, PCI, GBE networks, Web, C++, TCP/IP, SOAP, I2O, slow control industrial infrastructure)

 Maximally scaling architecture Exploit technology evolution Scale-free modular system (simpler controls, error handling, smaller basic units) Cost optimization via staged installation

 Invest in the advance of communication and processing technologies Computing (100 kHz Readout, HLT by PC farms) Communication (Terabit/s networks, GB/s memories)



DAQ@WEB services

CLOCK-DRIVEN systems are local (front-end sensors, timing control and first level trigger)

Analysis and production

All EVENT-DRIVEN tasks might be based on Internet hardware and software services. The required performances are anticipated by the data processing and data communication trends



High-level triggers

Data archive

Controls and monitoring

ACC -