

# 3D activities @ CEA-LETI

**D. Henry** / CEA-Leti-Minatec

*Contributing authors : A. Berthelot / R. Cuchet / G. Simon / Y. Lamy /  
P. Leduc / J. Charbonnier*

January 24th 2013

# Outline

- **Introduction**
- **Medipix 3 project status**
- **3D Technological toolbox @ LETI**
  - Available technologies / short term projects
  - Technological modules developments / Mid & long term projects
  - Products examples
- **Conclusions / prospects**



energie atomique • énergies alternatives

## Commissariat à l'Énergie Atomique et aux Énergies Alternatives

is one of the largest research organizations in Europe,  
focused on energy, health, information technologies, and  
national defense

**16,037** People (10% PhD and Post Doc)

**10** Research centers



→ **Founded in 1967 as part of CEA**



**CEO Dr. Laurent Malier**

**1,700 researchers**

190 PhD students + 34 post PhD  
with 70 foreign students (30%)

**Over 1,700 patents**

265 generated in 2010  
40% under license


**210 M€ budget**

~ 40M€ CapEx

**40 start-ups  
& 265 industrial partners**



# Introduction : What is 3D Integration ?

- In electronics, a 3D integrated circuit is a chip in which two or more layers of active electronic components are integrated vertically into a single circuit, component or system.
- 3D Integration key drivers :
  - Form factor decrease
  - Performances improvement
  - Heterogeneous integration
  - Cost decrease



# Introduction : Why do we need 3D Integration ?


- To solve the following issues :
  - Form factor decrease :
    - X & Y axis
    - Z axis
  - Performances improvement
    - Decrease R, C, signal delay
    - Increase device bandwidth
    - Decrease power consumption
  - Heterogeneous integration
    - Integration of heterogeneous components in the same system
  - Cost decrease
    - Si surface decrease
    - Reuse of existing Packaging, BEOL & FEOL lines



# 3D Integration electronic components (brief) history

- First products in the middle of the 90's
  - From MCM 2D to MCM 3D

- Two phases :
  - From 80's to 2003 : start-up phase
  - Until 2005 / 2006 : Prototype phase



- Introduction
- **Medipix 3 project status**
- **3D Technological toolbox @ LETI**
  - Available technologies / short term projects
  - **Technological modules developments / Mid & long term projects**
  - Products examples
- Conclusions / prospects

# Medipix 3 project status (summary)

- Customer: CERN

- Project start up:

  - June 2011






- Objectives :

  - Fabrication of a read-out chip with TSV
  - Assembly of a particle detector on top of it
  - Proof of concept

- Project status


  - 1<sup>st</sup> lot:  $\mu$ S6688P (2 wafers)
  - 2<sup>nd</sup> lot:  $\mu$ S6924P (3 wafers)
  - 3<sup>rd</sup> lot:  $\mu$ S7394P (3 wafers)

  - First lot delivered on January 2012 → not in specification
  - Third lot delivered on June 2012 → OK
  - Dicing & pick out issues @ LETI & VTT
  - Dicing solution in october 2012
  - CERN electrical tests :
    - Preliminary (14 chips) → OK
    - Complete tests + detectors assy on going







# Medipix 3 process flow




## ■ Front Side


- Front Side topology =  $4\mu\text{m}$
- Alu/UBM contact resistance: Preclean + Ti / Ni / Au deposition
- UBM litho: positive photo resist
- Alignment on Top metal (Specs  $\pm 1\mu\text{m}$ ):




Alignment marks UBM/Final metal




Pixels after litho




Pixels after etch



- **Bonding on a temporary glass carrier**
  - HT1010 (BSI product)
  - Bonding on EVG520
  - Accoustic microscope inspection
- **Silicon thinning to 120 $\mu$ m**
  - Coarse grinding until 200 $\mu$ m
  - Edge timing until 1.5mm
  - Coarse + Fine grinding until 125 $\mu$ m
  - Silicon CMP (2 $\mu$ m) until 120 $\mu$ m + scrubber




P01-SONOSCAN inspection





P01-3D mapping-Si thickness post grinding

## ■ TSV patterning


- Hard mask deposition:
- TSV :
  - Photo resist
  - Alignment BS (TSV) / FS (UBM)
  - CD=60 $\mu$ m (AR 2:1)
  - TSV etch process → Multi step
    - HM etch
    - Si etch : Bosch process
  - TSV insulation :
    - LT dielectric deposition
    - Bottom etch to contact M1




Alignment marks BS/FS



edge





mid-radius





center


- **TSV Metalization + RDL**
  - P01 and P03: Seed layer deposition Ti 400nm / Cu 1000nm (PVD)
  - P02: Ti 400nm/ Cu 1000nm (PVD) + Cu 300nm (IPVD)






- **TSV Metalization + RDL**
  - RDL litho : Dry film 15  $\mu\text{m}$
  - ECD Cu 9 $\mu\text{m}$
  - Stripping
  - Seed layer Cu + Ti etch
  - RDL line thickness control




RDL litho





RDL Cu line on TSVs




RDL Cu line thickness control (graph + map)



- **Passivation + backside UBM**
  - Litho process
  - Photosensitive polymer
  - UBM deposition (TiNiAu)
  - UBM litho
  - UBM etch, stop on polymer




BGA matrix




Functional die after litho UBM

Polymer covering the TSV




Functional die after UBM etch




## ■ Debonding / Cleaning


- Debonding (slide-off)
- Cleaning with Wafer Bond remover
- Delivery for dicing



Slide off debonding



P02- After debonding





P01- After debonding




- **Chips Dicing & boxes packaging**


- First delivered wafers :
  - Metal delaminations on front side
  - High chipping on the edges
  - Chips breaking during pick out process
  - Tape residues on pixel side



High chipping + pad delamination



Tape residues




Backside chipping

- **Need to develop an optimized dicing process :**
  - DISCO collaboration




- **Dicing trials on DISCO plant (Munich)**

- Taping of BGA side on the tape
- UV tape
- Fine blade
- High Blade rotation
- Low Blade speed



- **Pixel side observations**




- Chip I4






- Lower chipping compare to previous dicing
- Every defects localized on dicing streets

- Pixel side observations

- Chip I4




- BGA side observations




- Higher chipping than on the pixel side → contact with tape
  - All defects localized on the dicing streets → polymer seal ring effect


## UBM/ Al contact resistance




P01



P02



P03



Cumulative resistance UBM/Alu  
Mean value : ~ 150 mohms




## Conclusions:

- ☺ Isolation between UBM lines OK
- ☺ Alu/UBM contact resistance is OK

# Medipix 3 project results / electrical tests (non exhaustive)




## 2 TSV chain resistance (by Vdd)

$1.23 \Omega \pm 3.6 \% (1\sigma)$



## 2 TSV chain resistance (by Vss)

$3.60 \Omega \pm 1.9 \% (1\sigma)$




## Conclusions:

☺ Uniform distribution of values → no comparizon with reference value possible


# Medipix 3 project results / electrical tests (non exhaustive)

## ■ Kelvin TSV → Mean value


**50 mΩ ± 14 % (1σ)**






Kelvin3D (Specs < 1 Ohm/TSV) / Yield: 100%



Kelvin3D (Specs < 1 Ohm/TSV) / Yield: 96%



## ■ Insulation between 2 TSV (1 connected TSV to M1 & 1 non connected) – Applied voltage : 1V




### ■ Conclusions:

Insulation issue on P01 & P02 / Root cause identified  
Correction on P03


**$I_{leak} < 1 E^{-06} A$**

## ■ Test set-up :

- Test board realize the interface between Medipix3 chip and readout interface
- Test socket is embedded on test board to establish contact to the bga pads of the chip
- We are using a custom readout interface (USB) common to most of MEDIPIX chip family



Test board




Test socket



Readout interface


## ■ Test samples

- LETI sent a complete GELPAK of 16 diced chips. (DISCO dicing)
- Parts are from IBM wafer # AZNW5VH, at CERN it was identified as Wafer # 24



(Courtesy of Jerome ALOZY / CERN)

## ■ W24-H2 DAC dependency



(Courtesy of Jerome ALOZY / CERN)

*Chip H2 behaves as expected, only a small drift with DAC CAS is noticeable.*


21/01/2013

MEDIPIX3 TSV PROJECT


8



- W21-H2 Noise floor comparison
  - View of the complete matrix behaviour



Before TSV



After TSV

- We could notice only a slight difference

(Courtesy of Jerome ALOZY / CERN)

- Conclusion on preliminary tests @ CERN (16 chips)

- Result are really encouraging, again we have a limited number of samples to have good statistic and selected samples were not the one expected (for instance one class F was selected for electrical test). For me 10 device on 14 selected samples are functional and behave well.

			For stat.	OK
H2	OK		1	1
H1	OK		1	1
I10	BAD	to be checked visually	1	0
I9	OK but a bit noisy	to be investigated	1	1
I8?	BAD	to be checked visually	1	0
I7?	BAD	wrongly selected class F sample	0	
I6	OK		1	1
I5	OK		1	1
I4	BAD	already bad during wafer probing	0	
I3	BAD	to be checked visually	1	0
I2	OK		1	1
I1	OK		1	1
J9?	BAD	to be checked visually	1	0
J8	OK		1	1
J7	OK		1	1
J6	OK		1	1
			14	10

(Courtesy of Jerome ALOZY / CERN)

# Medipix 3 project perspectives


- Tests of 84 new chips coming from wafer 02 → On going @ CERN
- Assembly of detectors on ROIC @ VTT → on going
- Dicing process implementation @ LETI
- One wafer stored @ LETI → optimized wafer for detector assy
  
- Dissemination aspects :
  - 3 common papers (CERN / LETI) in 2012 : Minapad / ISCDG / ESTC
  - 1 abstract accepted to ECTC 2013
  
- Project starting with new design (Medipix RX ?)

# Outline


- Introduction
- Medipix 3 project status
- **3D Technological toolbox @ LETI**
  - **Available technologies / short term projects**
  - Technological modules developments / Mid & long term projects
  - Products examples
- Conclusions / prospects

## TSV & RDL DRM & schematic


- Wafer size : **200 & 300 mm**
- TSV type : **via last / Cu liner**
- Minimum pitch : **60  $\mu\text{m}$**
- TSV diameter : **30 to 100  $\mu\text{m}$**
- Aspect Ratio (AR) : **from 1:1 to 3:1**
- RDL material : **Cu / protective layer possible**
- RDL thickness : **1-10  $\mu\text{m}$**
- RDL minimum width : **20  $\mu\text{m}$**
- RDL minimum space : **20  $\mu\text{m}$**





## TSV & RDL morphological results





AR 1:1



AR 3:1




Cu RDL integration : pillars on RDL + passivation




# Available technologies : Under bump metallurgy (UBM)

## UBM DRM & schematic

- Wafer size : **200 & 300 mm**
- UBM material : **TiNiAu**
- Possible on frontside and / or backside of the components
- UBM thickness : **0.5 – 1.5  $\mu\text{m}$**
- UBM width : **20 – 800  $\mu\text{m}$**
- UBM minimum pitch : **40  $\mu\text{m}$**





## UBM results




Different shape possible :

- Square
- Polygons
- Circle




Available technology :

- Metal sputtering / thickness range : 0.5 – 1.5  $\mu\text{m}$







## Micro bumps & micro pillars DRM & schematic


- Wafer size : **200 & 300 mm**
- Micro-bumps material : **Cu post / (Ni) / SnAg solder**
- Micro pillar material : **Cu post / Ni / Au or SnAg protection**
- Minimum pitch : **50  $\mu\text{m}$**
- Micro-bumps diameter : **25  $\mu\text{m}$**
- Micro pillars diameter : **25  $\mu\text{m}$**
- Micro-bumps thickness : **20 – 35  $\mu\text{m}$**
- Micro pillars thickness : **8 – 15  $\mu\text{m}$**




## Micro bumps & micro pillars morphological results




Micro-bumps after reflow



Micro-bumps characterization



Micro pillars with protective layer




Micro pillars on top metal


# Available technologies : bumps & pillars

## Bumps & pillars DRM & schematic



- Wafer size : **200 & 300 mm**
- Pillars material : **Cu stud / (Ni) / SnAg solder**
- Minimum pitch : **100  $\mu\text{m}$**
- Pillars diameter : **50 – 100  $\mu\text{m}$**
- Pillars thickness : **50 – 80  $\mu\text{m}$**





## Bumps & pillars morphological results



Bumps



Bumps cross section




Pillars integration with TSV






## Electrical test approach

- Electrical tests at each level
- Specific structures for 3D technologies
- Non invasive structures into dicing lines
- Using of Standard probe cards
- Data exploitation tool




## Electrical test results & tools


3D tests structures




Probe card



Electrical test results




Electrical test tool




# Outline

- Introduction
- Medipix 3 project status
- **3D Technological toolbox @ LETI**
  - Available technologies / short term projects
  - **Technological modules developments / Mid & long term projects**
  - Products examples
- Conclusions / prospects


# Technological developments




# Technological developments




From solder balls to Cu-Cu bonding → A wide range of interconnections






**Classic Flip chip  
(Ball or stud bump)**




**μbumps / μpillars  
SLID / TLP**



**Solder-free μinserts**



**μtubes in SAC**




**Cu-Cu Direct bonding**

> 100 μm C2S pillars 100-30 μm range


30-10 μm range

Down to 5 μm


**Pitch reduction**



## TSV First (Polysilicon filled)




Polysilicon filled  
TSV first for medical applications  
SOI substrate, High voltage




Trench AR 20,  
5x100µm


## TSV Middle (Copper or W filled)




*Cu filled*  
Best flexibility in layout and design  
Higher density of I/Os



AR 7 , 2 x 15µm




AR 10, 10x100µm




W filled


## TSV Last (Copper liner or filled)




High density (<math><10^4/\text{mm}^2</math>), Cu filled  
Mid density (<math><200/\text{mm}^2</math>), Cu lined  
Minimal impact on circuit layout




AR 1 80x80µm



AR 2,  
60x120µm






AR 3,  
40x120µm



AR 7 , 2 x 15µm

Two families of RDL with different targets and application fields




Cu RDL with organic passivation layer



Few  $\mu\text{m}$ 's of Cu (1 – 10  $\mu\text{m}$ ), Polymers for IDL

Cu RDL (Damascene) with inorganic passivation layer





- RDL
  - $L/S=10\mu\text{m}$
  - Organic passivation by spin coating
- Large bumps
  - $\text{Ø}250\mu\text{m}$  and  $500\mu\text{m}$  pitch pillars
  - Cu/Ni/Au electroplating
  - Stripping, seed layer wet etch
  - Total thickness  $70\mu\text{m}$



leti SHINKO

J. Charbonnier et al., ESTC 2012

- Dense routing 0.5/0.5 $\mu\text{m}$
- Cross section after Line 2 copper Chemical Mechanical Polishing
- TSV integration with thick (>1 $\mu\text{m}$ ) Line 1 – Via – Line 2 damascene levels
- Full integrity of via: no extrusion




leti SHINKO

J. Charbonnier et al., ESTC 2012



## ■ Temporary bonding main challenges


- High temperature compatibility
- Low temperature debonding
- Wet processes compatibility
- Mechanical resistance : grinding & polishing




Slide off

Zone bond

Possible approaches





UV release




Source : M. Gabriel / Suss Microtec / EPTC 2010

- **Temporary Bonding / slide off technique**
    - HT10.10 glue / 19 $\mu$ m thick
    - Scanning acoustic microscopy (SAM)
  - Mechanical grinding
    - Thinning to 100 $\mu$ m
    - Edge trimming
  - Silicon CMP
- 
- **Temporary Bonding / ZB & UV techniques under developments**




J. Charbonnier et al., ESTC 2012




ZB bonding / SAM inspection on full wafers


- **Objectives : to compensate the stress of the chip in order to be able to :**
  - Thin the chips until “ultimate” thickness (< 50  $\mu\text{m}$ )
  - Assembly the chips on another chip without connections defectivity → bending effect
  - Identification of the characterization method
- **Preliminary trials on going :**
  - TDM method → Topography & deformation measurement under thermo mechanical load
  - Full field technique / Optical deformation measurements
  - Resolution : +/- 3 $\mu\text{m}$
  - Temperature scanning
  - First experiment with stress compensation layers




Standard process




Wafer Bow : 5.5mm




Compensation stress layers process



- **Debonding / slide off technique**
  - High temperature (200°C) + slide off




Slide off debonding



Cleannig + taping

- **Debonding / ZB technique**
  - Glue chemical dissolution + pull in




Device on tape



Carrier (reusable)



Front side




Back side

J. Charbonnier et al., ESTC 2012


## ■ Embedded chips in silicon

- Rebuilt wafers: CIWIS approach (Chip In Wafer for Integrated System)
- Deformation minimized (Low warpage) : high litho resolution
- Wafer fully compatible with classical silicon processes
- Higher temperature compatibility
- Process compatible with Si & glass frame




KGD

Silicon frame





Chip in Silicon Wafer





Chip in Glass Wafer

## ■ Embedded chips in polymer





- multi-die embedded in organic wafer with via and routing
- die attach on tape + carrier / molding
- Through Polymer Via connecting (TPV) / routing
- hybrid wafer warp monitoring / control
- Waferlevel multi-strata stacking



RDL + polymer



- Two approaches for components stacking
  - Chip to wafer
    - High speed / low accuracy ( $\pm 3\mu\text{m}$ )
    - Low speed / high accuracy ( $\pm 0.5\mu\text{m}$ )
  - Wafer to wafer



SET FC 300






Datacon



Source : Panasonic

- Specific patterns developments for electrical tests
- Reliability :
  - Environmental tests → TCT / HTS / HAST
  - Electro-migration



Resistance evolution during reliability tests

Reliability Test	Condition
Pre Conditioning	bake 125C, 24hrs, MSL-3 30C, 60%, 192hrs, Rreflow 260C x 3times
Temp. Cycle (TC)	-55C-125C, 1000cycle
High Temp. Storage	125C, 1500hrs
HAST	110C, 85%, 3V, 1000cycles

# Outline





- Introduction
- Medipix 3 project status
- **3D Technological toolbox @ LETI**
  - Available technologies / short term projects
  - Technological modules developments / Mid & long term projects
  - **Products examples**
- Conclusions / prospects



# Product example : Passive interposer







## ■ Features

- Cu TSV, AR10
- 2 to 4 layers routing, Damascene thick copper, L/W 0.5/0.5 x 1.4 $\mu$ m
- Temporary bonding
- Thinning, Stress Monitoring, Warp Management



Ken Miyairi, Masahiro Sunohara, Jean Charbonnier et al, IMAPS, San Diego 09/2012

# Product example : Active interposer



③ Die - BGA connection

② Die - die connection


① TSV

- **Wide I/O**
  - SDRAM JEDEC memory standard released Jan. 2012
- **TSV's**
  - $\varnothing$  10  $\mu$ m, AR 8, Pitch 40  $\mu$ m, Number 1016
  - Compatible with FD-SOI
- **Chip to Chip Cu Pillars**
  - $\varnothing$ 20  $\mu$ m, Height 20  $\mu$ m, Pitch 40  $\mu$ m, Number 1016
- **SoC to Substrate Cu Pillars**
  - $\varnothing$ 55  $\mu$ m, Height 40  $\mu$ m, Pitch >200  $\mu$ m, Number 933
- **FBGA Package**
  - Size 12x12mm, Ball Pitch 0.4mm, Ball Matrix 29x29, 1.2 mm thickness


3D Integration of a Wireless product with Design Partitioning

G. Druais et al., 3DIC 2012

# Product example : Ultra thin 3D capacitors stacking




Courtesy of IPDIA



Stack target:

$$4\mu\text{F}/\text{mm}^2$$




Sample of IPD of 250nF/mm<sup>2</sup> thinned at 60μm

Low profile 3D-IPD for Advanced Wafer Level Packaging  
S. Bellenger, et al. IMAPS Miniapad 2011



- Smart interposer for RF application

- Mobile
- Automotive
- Telecom
- Defense / space




- Smart interposer for medical :

- Implantable system



- 3D Imager

- Visible imager + coprocessor
- Packaging : BGA



# Outline

- Introduction
- Medipix 3 project status
- 3D Technological toolbox @ LETI
  - Available technologies / short term projects
  - Technological modules developments / Mid & long term projects
  - Products examples
- **Conclusions / prospects**

# Conclusions / Prospects

- **Conclusions :**
  - LETI has a very long experience in 3D technologies developments
  - We applied successfully our technologies on the wafers of the Medipix 3 project
  - Generally speaking, the philosophy of the 3D developments @ LETI is :
    - To create a technological toolbox supporting by R&D projects
    - To applied those technologies on our customer products
    - To open the “already developed” technologies for other customers
    - To collaborate with material & equipment suppliers in order to access to advanced tools & materials
  
- **Prospects :**
  - To fill our toolbox with new technological modules by using new collaboration and R&D projects
  - To Open our technologies access through our Open 3D™ platform

# leti

LABORATOIRE D'ÉLECTRONIQUE  
ET DE TECHNOLOGIES  
DE L'INFORMATION

CEA-Leti  
MINATEC Campus, 17 rue des Martyrs  
38054 GRENOBLE Cedex 9  
Tel. +33 4 38 78 36 25

[www.leti.fr](http://www.leti.fr)



## Thank you for your attention

