

LHCb Upgrade Electronics:

A trigger-less readout architecture & its implementation

Outline


LHCb in brief

Motivation for upgrade

Architecture


Implementation


Many thanks to ESE & LHCb
colleagues for the material




$$\sigma(pp \rightarrow b\text{-hadron} + X) = 75 \pm 14 \mu\text{b}$$

(7 TeV, LHCb acceptance)








Total $\sim 3 \text{ fb}^{-1}$
 \Rightarrow Billions of b-hadrons

Nominal Luminosity:
 $2 \times 10^{32} \text{ cm}^{-2}\text{s}^{-1}$
 \ll ATLAS, CMS


With billions of b-hadrons, can see rare decays


$$BR(B_s \rightarrow \mu^+\mu^-) = (3.2_{-1.2}^{+1.5}) \times 10^{-9}$$



31.5.2012 15:02:43
Run 117084 Event 741317777 bId 78

Bunch crossing rate	40 MHz
L0 trigger rate	1 MHz average
L0 trigger latency	4 μ s fixed (160 BXs)
Event readout time	900 ns
Event rate to DAQ	1 MHz






At $L = 2(+)\times 10^{32} \text{ cm}^{-2}\text{s}^{-1}$,
beyond 5 fb^{-1} , statistics don't improve much


Big statistical improvement if:

- increase L to 2×10^{33} , AND
- improve efficiency of trigger algorithms

BUT with current L0 trigger:



rate & latency limited by electronics
(1 MHz, $4 \mu\text{s}$) => saturation



BUT... efficient trigger decisions require:

- long latencies ($\gg 4 \mu\text{s}$)
- computational power
- data from many (all) sub-detectors (momentum, impact parameter)


\Rightarrow Trigger in software

\Rightarrow Use data from every bunch crossing


\Rightarrow Upgrade electronics + DAQ


No 'front-end' trigger, Event rate to DAQ nominally 40 MHz

Current



Upgrade






..... actually, can we afford it?


Trends in high speed optical data transmission

1Gbit/s \longrightarrow 10Gbit/s \longrightarrow 40Gbit/s

..... and strong programme for rad-tolerance

..... and trends in embedded links in FPGAs






Data compression on front-end driven by cost:

no compression	~ 80,000 links (4.8 Gb/s)	20 MCHF
compression	~ 12,500 links (cf 8,000 today)	3.1 MCHF


Compression (zero-suppression) currently done in FPGAs in readout boards:

careful balance of complexity vs robustness
needed a few iterations get it right




Complicated by: signal/noise
channel-to-channel gain variations
pedestals & common mode etc etc

But we have different detector environments:
eg RICH hit distribution



low occupancy \Rightarrow zero suppress
 high occupancy \Rightarrow buy links \$\$\$
 non-uniform occ. \Rightarrow optimise
 (with margins + flexibility)



Try to use link bandwidth efficiently: use statistics

- Elastic buffer before link
- Size? Simulate with margin (scale-able system?)
- Overflow => truncation of data (but no loss of synch)

..... Be careful.....

Needs good knowledge of detector data rates (eg backgrounds)



Limits the luminosity?..... we always want more data

Current LHCb has 3 different media for transmitting information


Data: multi-mode fibre

TFC (TTC): single-mode fibre


ECS: CAT6 + RJ45




New compact link offers combined Data, TFC, ECS



Need UP bandwidth \gg DOWN bandwidth
 \Rightarrow Combine TFC+ECS; **Separate Data**



Control with synchronised fast commands
eg bunch-counter reset



Latencies will be measured => pre-scaling of commands by S-ODIN

Absolute measurement with:

- pulsed laser
- cosmics
- low intensity LHC beam collisions

All data tagged with **Bunch-Crossing Number (0 - 3563)**

- reference for event building
- used for continuous synchro checks
- always transmitted
- identifier for LLT filtering




A solid blue circle is positioned above the word "ideas" in the title.


From ideas to implementation


Try to optimise:

- Cost
- Manpower
- Time (development, production, installation)

1. Re-use existing electronics & infrastructure if they are proven to do the job
2. Develop common solutions for use by all sub systems









↔
100% robust

→
Can allow a
small rate of
errors
BUT
No loss of synch


Non-exhaustive overview of implementation

Si micro-strips or

Si pixels




See later



55um pixels, 256 x 256 array
 130nm CMOS: rad-hard, low power, density

ToT for pulse height from Timepix




Matrix = 64 x 64 super-pixels




Front-end

Data packet






tracks per 25ns





Hottest chip: 12.2 Gbit/s of data

Silicon-strip Trackers


ASIC in 130nm CMOS
rad-hard
low power



Small spillover 25ns after peak




Under test, expected power < 0.5 mW




Re-use existing front-end

TDC (ASIC) mapped to


- flash FPGA
- SRAM FPGA





32 bins,
0.78 ns



OK in radiation.....?




Signal shape!
Gain variations ?
Clustering to reduce noise






Adjustable gains in front-end MAROC3 or CLARO




Non-uniform occupancy
scale-able links






Current LHCb:
Remove deadtime by clipping signals

Upgrade:
Reduce gain of PMT (to increase lifetime)
⇒ remove clipping: it decreases signal
⇒ reduce noise by removing R_{term}





Active termination in ICECAL ASIC

Switched integrators: no deadtime
used successfully in LHCb PS/SPD calo



ICECAL ASIC in 0.35 μ m

Digital in flash-FPGA






Default: OK for 40 MHz operation

Questions on
obsolescence
Studies on upgrade
started

Front-end ASICs on chambers
(CARIOCA + DIALOG)




40 MHz
data to
trigger


Big advantage: re-programmability
 => tune algorithms
 => scale system

Good past experience with flash FPGAs (ACTEL/MICROSEMI)

Irradiation program with full TDC code, 320MHz from internal PLL




Reconfig fails PLL lock error




Generic Link: GBT chips + Versatile Link + commercial components

Duplex Master Control Link (2,500)




Simplex Data Link (12,500)




Master Link:
 Bandwidth not critical
 Robustness is critical:
 Use GBT protocol with
 error correction


3.2 Gbit/s



Data link:
 Bandwidth may be
 critical.
 If robustness not at risk,
 use GBT 'wide-bus'
 mode

4.48 Gbit/s






Data: 9U VME format



Gb Eth to DAQ & ECS




PCI for FE ECS



9U for TFC boards



9U
S



Custom backplanes

GOAL: Generic hardware for many tasks:


- TELL40 for Data
- SOL40 for ECS/TFC
- TRIG40 for LLT


each with different firmware flavours

Choice of ATCA + mezzanine approach


ATCA: a 'standard' (but maybe too flexible....)
redundancy
comprehensive control (maybe too much!)
high speed standard backplane


Hardware







ATCA40





96 inputs @ 4.8 Gb → processing in FPGA → 48 10G ethernet ports






Project across many groups


Centrally coordinated

Common interfaces

User code for data processing




23 .. 12	11..10	9	8	7 .. 5	4	3	2	1	0
BXID(11..0)	Reserve	Synch	Snapshot	Calibration Type(2..0)	BX Veto	NZS Mode	Header Only	FE Reset	BXID Reset



GBT Frame

23..12	11..10	9	8	7..5	4	3	2	1	0
BXID(11:0)	Reserve	Synch	Snapshot	Calibration Type(2..0)	BX Veto	NZS Mode	Header Only	FE Reset	BXID Reset

32..15	14..10	9	8	7..5	4	3	2	1	0
FC(14:0)	FC(13:10)	FC(9:8)	FC(7:5)	FC(4)	FC(3)	FC(2)	FC(1)	FC(0)	FC(0)





GBT-SCA

- I2C
- JTAG
- SPI

4.8 Gbit/s





10/40 Gbit/s
Ethernet or
Infiniband

100 Gbit/s
Ethernet or
Infiniband



Short fibre

400m OM4 fibre





- in 2018/19: installation (18 months according to planning!)
- 2016-17: quality control & acceptance tests
- 2014-16: tendering & serial production
- Q3/Q4 2013: TDRs & prototype validation
- **Q1/Q2 2013: technical reviews & choice of technologies**
- ✓ 2012/2013: continue R&D towards technical choices
- ✓ 2012: “Framework TDR” submitted & endorsed
- ✓ June 2011: LoI submitted & encouraged to proceed to TDRs

Good motivation for upgrade

Clear architecture concept
with many common items

We are happy to use new generic developments
(in fact, we rely on them!)

Implementation is now

Manpower is a crucial issue.....

Our schedule is tight.....

LHCC-2008-007 (Expression of Interest)

LHCC-2011-001 (Letter of Intent)

LHCC-2012-007 (Framework TDR)