



Analog-Memory-based Waveform Digitizers for HEP Instrumentation

D.Breton, J.Maalmi, P.Rusquart (LAL Orsay), E.Delagnes, H.Grabas (CEA/IRFU)









Introduction

• Many types of detectors are implied in HEP instrumentation. Associated electronics is used either for their characterization (test benches) or for their readout (experiments).

• For test benches:

- Ultimate performance of the electronics is requested
- If the number of channels is small (≤4), then high-end oscilloscopes can be used, but they are expensive.
- Dedicated hardware/software can also be very useful and effective
- If the number of channels is higher, and if one wants to study all of them simultaneously, cost and power increase rapidly.

• For physics experiments:

- Usually, dedicated ASICs are used
- They shape the signal and measure Amplitude, Charge and/or Time
- Analog-memory-based systems permit:
 - Building high performance test benches at a reasonable cost
 - measuring A, Q and/or T with a high precision, but also seeing the waveforms on demand

An analog memory can record waveforms at very high sampling rate (>>GS/s) After trigger, they are digitized at a much lower rate with an ADC (~20 MHz)



- A write pulse is running along a folded **delay line** (DLL).
- It drives the recording of signal into analog memory cells.
- Sampling stops upon trigger.
- Readout can target an area of interest, which can be only a subset of the whole channel
- Dead time due to readout has to remain as small as possible (<100ns / sample).





D. Breton - RD51 meeting at CERN - April 2013





- Analog memories actually look like perfect candidates for high precision measurements at large scale:
 - Like ADCs they catch the signal waveform
 - TDC is built-in (position in the memory gives the time)
 - Only the useful information is digitized (vs ADCs) => reduced dataflow and power
 - Any type of digital processing can be used
 - Main difficulty is less sampling frequency than signal **bandwidth**
- Their drawbacks:
 - The limited recording depth
 - The readout dead-time limiting the input rate
- But:
 - Only a few samples/hit can be read => this may limit the dead time
 - Simultaneous write/read operation is feasible, which may further reduce the dead time



The USB_WaveCatcher board (V6)

lrfu

saclay Pulsers for reflectometry applications Reference clock: 1.5 GHz BW Board has to be powered by USB 200MHz => 3.2GS/s amplifier. => power consumption ≤ 2.5 W μ USB 128 Trigger 2 analog input inputs. DC Coupled. Trigger output +5V 1111111 di ini Jack 1/10/04 TTT TO SHITTE USB WAVE CAT plug Cyclone FPGA SAM Chip Trigger Dual 12-bit ADC discriminators The module 153 CATCHER USB 12-BIT 3.265/S DIGITIZER The Trigger input Analog inpu Channel 0 autonomous 233 test bench Analog inpu Channel 1 outpul +5V (Optional) Maj D. Breton - RD51 meeting at CERN - April 2



lrfu Ð saclay

- Possibility to add an individual DC offset on each signal
- Individual trigger discriminator on each channel
- External and internal trigger + numerous modes of triggering on coincidence (11) possibilities including two pulses on the same channel) => useful for afterpulse studies
- Real time trigger counting independent of acquisition rate
- Embedded charge mode (integration starts) on threshold or at a fixed location) = high rates
- (~ 7 kEvents/s)
- Embedded pulse generators for reflectometry applications





This oscilloscopelike software was developed by the team.

Measure Jitter ON MODE INL calibration Ti	ne measurements	ad From File Display Fraction ratio 🕏 0.10 Time before Alignment Point 5.00	Compute Reference Pulse DFF Spine Interpolation Factor \$100 Align on : Fraction Ratio Peak ns Time after Alignment Point 10.00 ns
INL Calibration		Time Measurements	9
Connect NH. Calibration Threshold 175 125	Theshold cross Fined Threshold Perform Splice Interpolation Peak Interpolation 1st PULSE Ch 🗐 Edge A 100 A 025 0.25 1.25 1.25	ing Method IP 0 rots D CFD ratio ⊈022 inn Yev H to Potennis No Interpotention 2nd PULSE Ch ∰T Edge A II A 125 075 125 000 y	Ch2 Method 「 0n0ll Ch2 Stat Loadro Edor [Traing Edor Stat to 0 Ch2 End Leadro Edor [Traing Edor Ch2 End Leadro Edor [Traing Edor Ch2 End Ch2 End Ch2 End Ch2 Stdt Vindow [10] _ ns Store Ch2 Plat Read [0N Exclute puters with datance [" Only below [100] _ ns dave [100] Time Distance Histogram



Board performances: examples















Summary of the WaveCatcher performances.

lrfu saclay

- 2 DC-coupled **1024-deep channels** with 50-Ohm active input impedance
- **1.25V** dynamic Range, with full range 16-bit individual tunable offsets
- 2 individual **pulse generators** for test and reflectometry applications.
- On-board charge integration calculation.
- Integrated raw trigger rate counters
- Bandwidth ~ 500MHz
- Signal/noise ratio: 11.7 bits rms

(noise = $680 \mu V RMS$)

- Sampling Frequency: 400MS/s to 3.2GS/s
- Max consumption on +5V: **0.5A**



- Absolute time precision in a channel (typical):
 - without time calibration:

~20ps rms (@ 3.2GS/s)

• after time calibration

- ~10ps rms (@ 3.2GS/s)
- **Relative time precision** between channels: <5ps rms.
- Trigger sources: software, external, internal, threshold on signals,
- 11 modes of trigger coincidence
- Acquisition rate (full events)
- Acquisition rate (charge mode)
- Up to ~1 kHz over 2 full channels
- Up to $\sim 7 \text{ kHz}$ over 2 channels





Applications to detectors: a few examples





MCP-PMT characterization at SLAC (J. Va'Vra)

Goal was to compare different electronics for measuring the signal time difference between 2 MCPPMTs => NIM paper A 629 (2011) 123-132



lrfu

 \mathcal{A}

saclay

Tektronix oscilloscope



PM characterization at APC

I r f u

- Goal is to precisely characterize the Antares optomodules in single photoelectron mode
- 1,000,000 triggers per measurement step
- 0.45% of triggers give a photoelectron (=> ~1.5% of statistical error)
- There are 289 measurement steps spaced by 1cm (3 degrees of aperture on the optical module) starting from its center
- Using the **integrated charge mode**, reading out the 289,000,000 events took only 2h30 with V4.







Increasing the number of channels ...

- To validate the principle, we decided to build a synchronous **16-channel** acquisition system based on **8 two-channel WaveCatcher** V5 boards
- Technical challenge: to keep the 10ps time precision at the crate level





Differential jitter between 2 pulses in a multi-board system



Mean differential jitter is of about 12ps rms which corresponds to **8.5 ps rms** of time precision per pulse **16-channel crate**

lrfu

 \mathcal{E}

saclay





TOF at the SLAC cosmic ray telescope

Irfu

TOF experimental setup on the CRT
Goal was to measure the time difference in cosmic muon detection between the two quartz bars in view of SuperB FTOF prototype







0.5

-0.5



MCPPMT test bench at LAL

SL10







Obscurity chamber

Collimator

lens

USB wave catcher (16 channels)

22.7 22.8 22.9 23 23.1 23.2 23.3 23.4 23.5

Time, ns



LeCroy oscilloscope wavepro 740zi





Latest developments

2011





The 16/18-channel board

lrfu

œ

- 1.6mm thick
- 10 layers

2012

- 233 x 220 mm²
- 3200 components
- 25 power supplies (5 global, 20 local)

• 4 **4-channel blocks** (can be used as **mezzanines** on other boards)

• 2 channels dedicated to digital signals



2-channel front-end diagram

Irfu CCCC saclay





A flexible architecture thanks to LP-BUS

lrfu



Event fragments are **pushed** towards USB => this permits a **sparsified readout** => can be based on the dual signal threshold





- Possibility to add an individual DC offset on each signal
- Individual trigger discriminator on each channel
- External and internal trigger + different modes for triggering on coïncidence
- Embedded charge mode (integration starts on threshold or at a fixed location) => high rates (~ 3.5 kEvents/s)
- 2 extra memory channels for digital signals
- One pulse generator on each input
- External clock input for multi-board applications
- Embedded USB and Gigabit optical interfaces
- Possibility to program the FPGAs via USB/Backplane/Altera Blaster
- Possibility to chain channels by groups of 2
- Embedded digital CFD for time measurement
- Embedded signal amplitude extraction



Front-end block can be used as a mezzanine

The latter has been made compatible with the CAEN digitizer board family

- Measurements results are equivalent to those of the WaveCatcher module: noise level : 0.72 mV, signal bandwidth ~ 500 MHz, time precision < 10ps rms</p>
- Will be available on the market this summer (DT5743, V1743, N6743)



CAEN

CAEN Desktop Digitizer

LAL motherboard for 2 mezzanines





16-channel acquisition software

lrfu E saclay

Main panel: oscilloscope like, but 16 channels

Time

panel





Building large scale systems



64-channel backplane



To synchronise N boards a controller board is needed + a backplane for the interconnections

we have built a very compact 64-channel system:

 $\rightarrow\,$ will soon be used for the CORTO Cosmic Ray Telescope at Orsay and for a prototype of new Gamma Spectrometer for particle detection

The controller board

lrfu

Ð

saclay

we are also building a 960-channel system based on 3 6U-crates (one module of the future SuperNemo experiment)



The 64-channel digitizer









The 64-channel (prototype) software



The 64-channel software (2)

lrfu CEC

The 64-channel software (3)

> Waveform TDC: works on **analog** signals !

- Time :
 - Coarse = timestamp counter
 - Middle = DLL based TDC to define Zone of interest
 - Fine = few samples in the ZOI of the waveform.
- Waveform Shape, Charge, Amplitude available

- We moved to AMS CMOS 0.18µm technology
- First version will house 16 blocks each with 64 analog memory cells
 - \Rightarrow Sampling is performed at **10GS/s** or less (standard main clock is **160 MHz**)
 - \Rightarrow Signal bandwidth is ~ 1 GHz
- Digitization will be performed inside the chip with a parallel 8/11-bit Wilkinson ADC running at 2 GHz in each cell => conversion time < 1µs for the whole chip
 - \Rightarrow The 2-GHz clock is not distributed to the cells but runs a unique gray counter
 - \Rightarrow The cells house a fast comparator and a latch
- The chip is ready to be integrated in a system
 - \Rightarrow Smart trigger configuration
 - \Rightarrow Data Readout with channel priority management
 - \Rightarrow High rate serial differential outputs (14 diff lines)
- The chip was submitted last February
 - \Rightarrow First tests should take place in May
- Test setup is almost ready
 - \Rightarrow The chip will be mounted on stackable mezzanine \longrightarrow board compatible with both LAL and CAEN motherboards
 - ⇒ It will benefit from former smart developments of firmware and software

lrfu

saclay

Conclusion

lrfu

saclay

• The **2-channel USB Wave Catcher** module is already used worldwide, together with the software we developed.

- It offers our most advanced software measurement tools
- The **16-channel board** is already used on different detector test benches, and will soon equip high-scale experiments.
 - We are still developing its firmware
- The **64-channel system** will be a great tool for multi-channel detector characterization
 - We are currently working on its software (USB-based)
 - Next step is UDP with integrated flow control
- If things go well, the new multi-channel **SAMPIC WTDC** should soon propose both **5-ps timing** and **signal waveforms** ...
 - First results this summer
- Our current main axis of effort for ASIC R&D: still increasing the **time precision** and the **hit rate capability** ...