



Sub-Nanosecond Machine Timing for the FERMI LLRF System


*Andrea Borga Larry Doolittle
Tony Rohlev Javier Serrano*





CERN February 15, 2008




























Sending Sync Pulses





Requirements at Receiver:

- FPGA with high speed serial I/O
- External PLL with good VCO

Requirements at Master:

- FPGA with multiple high speed serial I/O's

What you get:

- Frequency Recovery (at noise quality of VCO)
- Line length drift compensation
- Multiple FPGA clocks aligned to $1/256$ of a cycle (16 ps @ 240 MHz)
- Time accurate to $1/256$ of a cycle (for stamping and event scheduling)



Conclusion: Live a better life through FPGA's!

