

The SiPM tracking plane in the NEXT experiment: readout with SRS

RD51 Electronics school – Feb. 2014, CERN


J. Toledo, from the NEXT Collaboration
jtoledo@eln.upv.es

Associate Professor - Universidad Politécnica de Valencia


45' to talk about...

- The NEXT experiment
- The SiPM tracking plane
- Design: the front-end
- Design: interfacing the front-end to SRS
- Design: DAQ and trigger systems based on SRS


NEXT a $0\nu\text{-}\beta\beta$ ^{136}Xe gas TPC experiment




PMTs to measure E, t0
(energy plane)




~8k SiPMs
(tracking plane)





Detector concept

What's a SiPM by the way?




It's an array of avalanche photodiodes operating in Geiger mode

It's a photon counting device with gains in the 10^5 - 10^6 range

The output from the SiPM is the sum of the current from each cell. So, the dynamic range is the number of cells

Issues: afterpulses, dark count



NEXT: a project in 3 phases

1. NEXT-DEMO




2. NEW
We're currently
here!

3. NEXT-100




Panoramic view of NEX-T-DEMO
IFIC, Valencia


NEXT-DEMO: tracking plane



NEXT-DEMO




**4x 64-SiPM boards
(old)**




**Wires coming out from the TPC
and adaptation boards to HDMI**

Summary of design parameters

- 256 ch (DEMO), 1.8 kch (NEW), 8 kch (NEXT-100)
- Dynamic range: up to 150 pe each μs (we use 12 bit ADCs)
- Goal: “How many photons impinge the SiPM each μs ?”
- Distance from the SiPMs to the FE: 4-5 m
- Event length: from 800 μs (DEMO) to 3 ms (NEXT-100)
- Trigger rate: 10 Hz



NEXT-DEMO





- No data buffer
- No zero-suppression
- No trigger
- Data are pushed upstream each μs
- Clock sync with FEC
- Spartan-3AN FPGA
- RJ-45 LVDS output (DTC)



Our first FE board (16 ch, 6U)

First FE design (DEMO)


Non-differential I/V amplifier + gated integrator + buffer



The SiPM readout chain in NEX DEMO (simplified)




The SiPM readout chain in NEXT DEMO (complete)




DAQ and trigger systems in NEXT-DEMO

Front view




Rear view



6x DAQ FECs


Trigger FEC

DAQ and trigger: operation




(Old) data formats in NEXT-DEMO

Upstream data frame format (max. twenty 16-bit words, one frame each us)



CRC just added to the data formats!

Downstream command frame




COMMANDS CODIFICATION				
CMD Code	Command	Description	Address to	Source
00h	ACQUISITION	Configuration, start/stop acquisition	FEC/FE-SiPM	DATE/FEC TRG
01h	TRIGGER	Trigger command	FEC/FE-SiPM	FEC TRG
02h	WRITE REGISTER	Write configuration register	FEC/FE-SiPM	FEC
03h	READ REGISTER	Read configuration/status register	FEC/FE-SiPM	FEC
04h	STATUS	Status information (alarms, errors...)	FEC TRG	FEC
05h	SYNC	Synchronization command	FEC/FE-SiPM	FEC TRG




NEW (DTC) data formats in NEXT

Zero-suppressed data are sent from FE to FEC **ONLY** when a trigger is received

Payload is encapsulated in DTC frames




NEXT-DEMO




Good performance!

NEXT-DEMO



Dark current in in a SiPM channel using **coax cables** allows calibration base on dark count spectrum 😊

Approx. Gain is 20 ADC counts/pe





Dark current in in a SiPM channel using **wires or ribbon cable** 😞

Still, we can do proper tracking, as noise is approx. 1pe in amplitude

Noise is killing our calibration based on SiPM dark current...

What does our noise look like?



- It has a 2 MHz – 8 MHz bandwidth
- Consists of (non-periodic) bursts of damped 2-4 MHz tones





What would you do to fix the noise problem?

NEW kapton SiPM boards for NEW





Good:

- Radio clean
- SiPMs are mounted in oven
- Pigtail passes through copper shield
- **Enhanced noise immunity**

Bad:

- Only 2 copper layers to avoid adhesive (radiopurity required) prevent shielding
- Expensive solution






127 μm polyimide coverlay
 25 μm adhesive
 25 μm plating (ENIG)
 18 μm copper
 25 μm polyimide core
 18 μm copper
 25 μm plating (ENIG)
 25 μm adhesive
 127 μm polyimide coverlay

Broadside coupled traces


CABLE SCHEME

KAPTON DICE-BOARD (KDB)





Broad-side coupled traces for better symmetry, cable bundles have basic shielding after they leave the detector

Modified front end for NEW



Differential I/V amplifier + gated integrator + automatic offset compensation + reduced power and cost


SPICE simulations for cable + FE



Is signal still ok after a 4m cable?



Our SPICE model says “yes”

64 x ANALOG CHAINS





Mock-up for our front-end board for NEW (64 ch, 3Ux220mm) with RJ-45/HDMI DTC link PCB design has started...

Interfacing the NEW front-end with SRS



3 options

- FEC ATCA blade + HDMI LVDS interface add-in cards
- FECv6 classic + RD51 digital interface add-in cards
- FECv6 classic + NEXT CDT16 add-in cards



DAQ and trigger systems in NEW

9 GbE links to DAQ PCs



4 LDCs
3 GDCs




NEW DAQ ATCA Architecture

3 LDCs
3 GDCs




7 GbE links to DAQ PCs

NEW DAQ v6 Architecture



Event storage for NEW

StorNEXT-New: Requirements



Requirements






- Save (write) data at 70 MB/s from DAQ
- Read data from several processes (Pre-processing System):
 - Pre-processing
 - Monitoring
 - Compression
- Upgrade the File System: Lustre File System
 - Best Performance

DAQ_TEST		
LDC status display		
LDC name host	ldc2-LDC ldc2	ldc1-LDC ldc1
Current Trigger rate	45.600	45.600
Average Trigger rate	39.561	39.471
Number of sub-events	7477	7381
Sub-event rate	45	45
Sub-events recorded	7479	7383
Sub-event recorded rate	45	45
Bytes injected	8721890736	7616808332
Byte injected rate	53.192 MB/s	47.056 MB/s
Bytes recorded	8721890736	7616808332
Byte recorded rate	53.192 MB/s	47.056 MB/s
Nb. evts w/o HLT decision	0	0
mem allocation failed	0	0
average time bmAllocate		


GDC status display		
GDC name host	daqtest01-GDC gdc1	daqtest02-GDC gdc2
Number of sub-events	7388	7308
Sub-event rate	45	45
Events recorded	3696	3653
Event recorded rate	22	22
Bytes recorded	8116921648	8032210968
Byte recorded rate	50.126 MB/s	49.892 MB/s
File count	17	17
Nb. incomplete events	0	0

- Tests:
 - Maximum Tr. Rate = 45 Hz
 - Save data at 100 MB/s
 - Read data from 2 processes:
 - Preprocessing
 - Monitoring

Summary




16x (Amplifier + Integrator + digitizer + data formatter)



links to DAQ PCs

NEW DAQ v6 Architecture



If you want to know more...

On SiPMs

- D. Renker and E. Lorenz, “Advances in solid state photon detectors,” 2009 JINST 4 P04004, DOI : 10.1088/1748-0221/4/04/P04004
- F. Corsi et al., “Current-Mode Front-End Electronics for Silicon Photo-Multiplier Detectors,” DOI 10.1109/IWASI.2007.4420025

On NEXT: <http://next.ific.uv.es/next/>

On the NEXT-DEMO front-end for SiPMs

- V. Herrero et al, “Readout electronics for the SiPM tracking plane in the NEXT-1 prototype,” 2012 NIM A 695, DOI: 10.1016/j.nima.2011.12.057

On the NEXT-DEMO DAQ and trigger systems

- R. Esteve et al, “The trigger system in the NEXT-DEMO detector,” 2012 NIM A 695, 2012 JINST 7 C12001, DOI:10.1088/1748-0221/7/12/C12001

On the RD51 FEC card (Virtex-5 version)

- J. Toledo et al., “The Front-End Concentrator card for the RD51 Scalable Readout System,” JINST 6 C11028 doi:10.1088/1748-0221/6/11/C11028

Thanks for your attention

You may always reach me at

jtoledo@eln.upv.es

Skype: j.toledo-alarcon