## **Geant4 Version 10:** Lessons learnt

A. Dotti for the Geant4 collaboration Forum on Concurrent Programming Models and Frameworks Wednesday, 15 January 2014






## Design Considerations: the process to G4 Version 10

- We first defined our **main design goals**:
  - Make efficient use of many-core technologies **reducing memory usage** w.r.t. MP, CoW, ...
  - New Geant4 should be an **evolution** from current G4
  - User migration cost should be as **minimal** as possible
- A long (3 years) prototyping phase with well defined

## incremental goals:

- I.First define the technology
- 2. Produce stand-alone code (e.g. branched from G4) showing main
  - functionalities
- 3.Demonstrate scalability of solutions
- 4.Integrate in main code-base
- 5.Release and patch

#### Design Considerations: the process to G4 Version 10 SLAC



## Where to start from?




- In MC simulation events are independent, natural choice: eventlevel parallelism
  - Requires all code to be thread-safe, two options possible:
    - I.Review each single class in G4
    - 2. Develop a general strategy that is valid everywhere
- Second option requires **long initial design/prototyping work** but it is more beneficial in the long run (thread-local-storage)
- After this general design phase we focused on reducing memory footprint (split-classes)

## **Thread-safety in Version 10.0**




- Thread-safety implemented via **Thread Local Storage** 
  - Managers (e.g. singleton) are basic components: "naturally" thread-local
- "Split-class" mechanism: reduce memory consumption
  - Read-only part of most memory consuming objects shared between thread: Geometry, Physics Tables
  - Rest is thread-private



## **Thread Local Storage**








- Each (parallel) program has sequential components
  - Protect access to concurrent resources
- Simplest solution: use mutex/lock
- TLS: each thread has its own object (no need to lock)
  - Supported by all modern compilers
- Challenge: only simple data types for static/global variables can be made TLS
- Warning: hidden locks are important too (e.g. operator new, use of std::strstream)

## Multi-threading master/worker model



SLAC

## Did we get it right?



- Constantly review design and implementation choices with partners:
  - **Developer community:** dedicated mailing-list for discussions, twiki pages, indepth face-to-face discussions
  - User community: release soon and often, setup a dedicated user-community forum (31 threads, 27 are related to prototypes)
  - "Official" documentation: conference proceeding, articles, manuals (extremely important also for developers)
- We are not expert in the sector: collaboration with Computing

#### Scientist

- Collaboration between physicists (authors of algorithms) and computing scientists (experts in how to efficiently implement them) is a key element of G4-MT success
- It also helps in reducing typical physicists attitude to "reinvent the wheel"

### Focus on important metrics




- Defined **very early** our goals and how to measure them:
  - Produce **physics results** equivalent to sequential code independently of number of threads and event simulation order: Strong Reproducibility (much more difficult than what it sounds)
  - Two main metrics: linearity of speedup; memory reduction
  - Define immediately few test-benches (SimplifiedCalorimeter and FullCMS), independent group responsible for monitoring
- We have learned a lot from using very early different hw and sw

**systems**: x86\_64, MIC, ARM, Atom architectures


- Linux, Mac OS X
- Initial plan included also WIN, on-halt due to man power, challenging due to non POSIX standards
- Measure often: at least once per month

## **MT libs Vs SEQ libs**



SLAC

#### **Performances**




## **Absolute performances**



- We did expect a penalty for MT (e.g. performances I-thread < sequential): due to TLS ''machinery''
  - Challenge: **understand TLS details**, relatively new feature and documentation not always complete/clear.
- All initial performance issues have been solved:
  - There is only very little CPU penalty for MT builds
  - TLS is very powerful when used correctly, but should not be over-used
- Improvements in MT often brought benefits also to sequential applications (VI0.0 w/ improved physics, MT functionalities, is faster than previous releases):
  - Re-arranging memory layout of geometry and physics (split-classes) bring some benefits in some cases (improve cache hit ratio)
  - Forced us to review several areas of our code
  - Would have more difficult with a separate "code-base" or using ad-hoc technologies/ languages

#### **Benefits of MT developments for sequential code**



## **Comparing with sequential**

Memory Reduction - 50 GeV n<sup>-</sup> Speedup Efficiency - 50 GeV  $\pi^{-1}$ 1.6 1.1 🚝 <CPU Time>/Event/Core [Mem(MT)/Ncore]/Mem(SEQUENT.AL) G4 V10.0 RSS-SHARED 1.08 1.4 cmsExp/cmsExpMT VSIZE 1 06 1.2 **1=Sequential** 1.04 1=Sequential 1 02 0.8 0 98 5% 0.6 Ratio of 0 96 0.4 0.94 0.2 0 92 0.9 0 10 N Care N Care I thread =>10 threads =>Overhead for MT 50% memory w.r.t. Very small CPU penalty 10 sequential instances ~|%

## Tools

SLAC

- Finding right tools to develop MT code is a **challenge**:
  - **Development**: IDE with integrated GDB sessions are useful (but not full support for TLS), use coverity to fix possible defects, extensive use of CDash/CTest
  - **Debug**: we could not find any tool specifically designed to help debug MT applications
    - Most challenging aspect: crashes are non-reproducible, stack-traces are not always useful
    - Need a lot of experience: often developers ask the "experts" to re-run and debug
    - DRD is very useful for data-race identification (some experience needed to interpret output)
  - **Performances/profiling:** simple benchmarking is very useful if done often, full profiling tools need to be MT aware (OpenSpeedShop, Gooda)
  - Interesting lesson: typical "sequential" tricks to speed up simulations (e.g. caching calculations), may be not be so beneficial with many threads (increase hw cache misses). How to define tradeoff?
- G4 comes with extensive set of tests/examples (240 are run nightly in cdash), earlier MT migration would have helped to spot issues/bug earlier (lesson learnt: some sort of test-driven development would have been beneficial)

## Gooda Example


																						CI	<b>AC</b>
																						5	
Reports	reports/G4MT-new Hotspots																						
reports/Sample	🗄 🧳 Cycles Samples																					Ent	er search term
reports/G4MT-nev	process path		-00	ule path		unhall	ted_core_C	yc1e5	s_retire	distall_c inst	truction_re	tired s_retire	di any										
	4	4			824			703358	(69%)	390596													
	E ParFullCMS				822	9714 (9	99%) 5	654865	(68%)	390055	3 47572	41											
	B aggregated_kernel_object				9	1525	(1%)	111330	(121%)	1711	0 280	74											
	⊞ vmlinux					4869	(0%)	40659	(835%)	149	2 40	67											
	🗄 puppet					1431	(0%)	855	(59%)	55	6 7	23											
	⊞ perf					1401	(0%)	979	(69%)	56	3 8	81											
	⊞ sshd					934	(0%)	460	(49%)	87	3 11	07											
	⊞ kworker/9:0					358	(0%)	248	(69%)	8	7	90											
	khugepaged					308	(0%)	190	(61%)	7	1 1	13											
	⊞ kworker/7:0					308	(0%)	234	(75%)	5	6	90											
	E kworker/0:0					298	(0%)	190	(63%)	4	8	83											
	E kworker/14:2					278	(0%)	285	(102%)	5	6 1	05											
	E kthreadd					268	(110)	234	(870)		0 1	12											
	Enter search term															er search term							
	function name	ى	obalted_co	ore_cycles	ps_retire	distall_cy instri	cles uction_ret	ired retired:	any load	latency	ini	truction	Lstarvatio	on Inderidith	_saturated	anch_misp	prediction	ore rest	<sub>purces_satura</sub> ins	ted truction.	latency er	ception	handling
	9.1	8245843		5703358	(69%)	3905966	476663				4665713	(56%)	80157	(0%)	522052	(6%)	204496	(2%)			41728		
	⊕ G4PhysicsVector::Value(do	249801	(3%)	183440	(73%)	81361	9633	3 157	7004 (	(62%)	102099	(40%)	3478	(1%)	16477	(6%)			72405	(28%)	606	(0%)	
	⊞ G4ElasticHadrNucleusHE::H.	175220	(2%)	110935	(63%)	119668	17715	2 2	2405	(10)	3021	(1%)	70	(0%)	884	(0%)	467	(0%)	123127	(70%)	1660	(0%)	
	⊞ G4Navigator::LocateGlobal	190355	(2%)	141634	(74%)	59378	7411	7 144	1841 (	(76%)	101920	(53%)	1958	(1%)	9192	(4%)	7890	(4%)	25192	(13%)	586	(0%)	
	■ G4PolyconeSide::DistanceA.	134038	(1%)	80485	(60%)	99852	12519	0 14	410 (	(10%)	10643	(7%)	1153	(0%)	6291	(4%)	20	(0%)	58860	(43%)	636	(0%)	
	⊞ G4SteppingManager::Define	131792	(1%)	89575	(67%)	79845	8708	5 75	i913 (	(57%)	68719	(52%)	358	(0%)	7225	(5%)	3597	(2%)	15542	(11%)	407	(0%)	
	G4CrossSectionDataStore::	121696	(1%)	78271	(64%)	73528	9632	5 73	975 (	(60%)	36391	(29%)	258	(0%)	4541	(3%)	21048	(17%)	13356	(10%)	318	(0%)	
	CLHEP::MTwistEngine::flat.	107107	(1%)	60097	(56%)	89551	9381	.0 30	359 (	(28%)	41231	(38%)	179	(0%)	7622	(7%)			15185	(14%)	447	(0%)	
	∃ G4ClassicalRK4::DumbStepp.	82552	(1%)	37933	(45%)	113510	13166	7 2	723	(3%)	9948	(12%)	30	(0%)	2335	(2%)	6141	(7%)	17739	(21%)	199	(0%)	
	E G4Navigator::ComputeStep(	110755	(1%)	76064	(68X)	52331	6812	3 28	3749 (	(25%)	103898	(93%)	626	(0%)	9063	(8%)	298	(0%)	11041	(9%)	417	(0%)	
	G4VoxelNavigation::Comput_	113825	(1%)	80083	(70%)	50370	5862	6 62	875 (	(55%)	55998	(49%)	745	(0%)	8238	(7%)	4074	(3%)	11538	(10%)	398	(0%)	



- We did **quite conservative** (sw) technology choices:
  - Use only POSIX standard (e.g. pthreads)
  - Use only compiler supported features (e.g.TLS)
- We believe these are **good choices:** 
  - Almost trivial to port to new architecture (e.g. MIC porting done in few days)
  - Allow for **integration with "frameworks"** (provided that are compatible w/ standards): we have examples integrating MPI and TBB
  - Remember Geant4 is a toolkit integrated in larger (experimental) frameworks, not the other way around
- Very important: since these are standards, lots of example and documentation, lots of experience from other fields

## Heterogeneous parallelism: MPI based G4MT

- MPI based parallelism available in Geant4
  - MPI works together with MT



#### Example:

4 MPI jobs 2 threads/job MPI job owns histogram

**Next Step:** Host + MIC simulation Based on MPI

## What's next?



- Further reduce memory consumption. Thumb-rule: fit complex simulations on accelerators w/ O(100) threads and O(GB) memory
  - Warning: minimize memory usage can sometime **conflict** with other performance considerations (e.g. reduce memory "churn" may not always be thread-safety)
  - In our experience **profiling guided optimizations** are very effective: run profiling tools, identify top offender, work on them, repeat
- Further CPU benefits will come looking at single algorithms for new parallelization opportunities

# Kind of Conclusions: My vision for Geant4 Version II.0 :-)

