



# PLL

PLL architecture and LC-tank

# Content



- PLL architecture
- VCO LC-tank

# PLL architecture

- Architecture choice
  - 3rd order PFD charge-pump PLL
    - Reference spur, CP-noise X N, Divider noise
  - Subsample PLL
    - CP-noise not multiplied, No divider
  - Sampled loop-filter
    - Low reference spur
  - Multiplying DLL
    - Only for high bandwidth, low reference jitter
- With low bandwidth, reference spur is less severe.
- More complex = more radiation sensitive

# PLL architecture

- 3rd order optimal PLL system



$$F(s) = \frac{K_{pd} \left(1 + \frac{s}{\omega_z}\right)}{s \left(1 + \frac{s}{\omega_p}\right)}$$

$$\omega_n = \frac{\omega_{-3dB}}{\sqrt{1 + 2\zeta^2 + \sqrt{(1 + 2\zeta^2)^2 + 1}}}$$



$$\omega_z = \frac{\omega_n}{2\zeta}$$

$$\omega_p = \omega_z (2\zeta)^4$$

$$K = \omega_n^2 N$$

# PLL architecture

- E.g. 10 kHz (62.8 krad/s) closed loop bandwidth



# PLL architecture


- Matlab model is ready
  - Noise calculations
  - System generation
- For low bandwidth PLL, VCO is most important
- Master thesis is working on rad-hard lock detector
- To be determined
  - Frequency range
  - Bandwidth range
  - Type of programming, how to tune BW
    - # of steps , constant damping ...
- Components in AMS kit?

# Jitter

$$Jitter = \sqrt{\frac{1}{\omega_0^2} \int_{f_{min}}^{f_{max}} S_{\phi}(f) df}$$

Better VCO = Lower BW allowed!

$$\text{where } S_{\phi}(f) = \sum_i \phi_{noise,i}(f) H_i(f)$$



# Phase noise

- LC-tank phase noise sources
  - Inductor's  $R_s$
  - Active  $-1/g_m$  element (equivalent  $A.R_s$  noise)
  - Capacitor less important at this frequency

$$v_n^2(f) = kTR_s(1 + A) \left(\frac{\omega_0}{\Delta\omega}\right)^2$$

- LC-tank amplitude

$$v_{tank}^2 = \frac{4}{\pi} i_{tail} R_p \quad \text{or} \quad v_{sat}$$

- Phase noise depends on noise AND signal power


$$S_\phi(f) = \frac{v_n^2(f)}{v_{tank}^2}$$




# Phase noise

- $R_s$  and current determine the phase noise
- What  $L$  gives best phase noise?
  - Depends on power consumption and maximum swing
- For given power, take smallest  $L$  with best  $Q$  that places the VCO near voltage limited region



# Q-factor



# Phase noise



# Phase noise



For given power consumption, best phase noise for L that gives largest swing.

-> larger L above voltage limited range = worse PN (more noise at the same signal power)

-> lower L has less noise but also less  $R_p$  so lower amplitude and more PN.


-> Optimal L depends on power consumption.

-> Higher power = smaller inductor = less  $R_s$  = less voltage noise

# Discussion of LC usage

- VCO FOM
  - $20\log( f_0 / P_{df} ) - PN(@df)$
  - $\pm 223$  dB
  - This number can compare different VCOs at different frequencies!
  - Indicates the phase noise relative to power consumption

# Jitter



# To be discussed

- Bandwidth tuning
- Frequency ranges
- Oscillator type ( FOM? Rad-hard? )
- Power consumption