Presentation of the CAPI technology introduced in the latest iteration of the POWER processor.
This technology enables a coherent memory access model for FPGA/ASIC based accelerators and could be of great interest for CERN.
Choose timezone
Your profile timezone:
