

Dániel Darvas (EN-ICE-PLC)

Formal verification of industrial control systems... at CERN

1st Developers@CERN Forum 29/09/2015

Contains joint work of B. Fernández, E. Blanco, S. Bliudze, J.O. Blech, J-C. Tournier, T. Bartha, A. Vörös, I. Majzik, R. Speroni, M. Lettrich











Context - CERN

PLCs for controlling vacuum,
 cryogenics, CV, etc. systems









Context - CERN

- PLCs for controlling vacuum,
 cryogenics, CV, etc. systems
- Failures might have negative impact



© CERN





Context - CERN

- PLCs for controlling vacuum,
 cryogenics, CV, etc. systems
- Failures might have negative impact
- Increasing complexity without decreasing quality?







Context - PLCs at CERN

Programmable Logic Controllers
 robust industrial computers



© Siemens AG 2014, All rights reserved





Context – PLCs at CERN

- Programmable Logic Controllers
 robust industrial computers
- Small computing capacity,
 special programming languages



© Siemens AG 2014, All rights reserved





Context – PLCs at CERN

- Programmable Logic Controllers
 robust industrial computers
- Small computing capacity,
 special programming languages
- 1000+ PLCs at CERN



© Siemens AG 2014, All rights reserved





Goal

- To improve the quality by eliminating bugs
 - Complementing automated and manual testing





Goal

- To improve the quality by eliminating bugs
 - Complementing automated and manual testing
- Apply model checking to find "high quality" bugs





Goal

- To improve the quality by eliminating bugs
 - Complementing automated and manual testing
- Apply model checking to find "high quality" bugs
- Integrate formal verification to the development process









- **Formal verification**: mathematically sound methods to check properties of specifications / implementations / ...





 Formal verification: mathematically sound methods to check properties of specifications / implementations / ...

Model checking

- Automated formal verification method
- Checks all possible executions (contrarily to testing)
- Goal: prove correctness OR find hidden/rare problems





- **Formal verification**: mathematically sound methods to check properties of specifications / implementations / ...

Model checking

- Automated formal verification method
- Checks all possible executions (contrarily to testing)
- Goal: prove correctness OR find hidden/rare problems

Real System (hardware, software)

Formal Model

Formal Requirement






- **Formal verification**: mathematically sound methods to check properties of specifications / implementations / ...

Model checking

- Automated formal verification method
- Checks all possible executions (contrarily to testing)
- Goal: prove correctness OR find hidden/rare problems








 Formal verification: mathematically sound methods to check properties of specifications / implementations / ...

Model checking

- Automated formal verification method
- Checks all possible executions (contrarily to testing)
- Goal: prove correctness OR find hidden/rare problems








Testing





Testing



add(5,3)=8 ?





Testing 5 3 + + ?


$$add(5,3)=8$$
 ?

 Inputs are known, outputs are checked






Testing



add(5,3)=8 ?

 Inputs are known, outputs are checked

Model checking




add(*,*)<0 ?






Testing



$$add(5,3)=8$$
 ?

 Inputs are known, outputs are checked

Model checking



- E.g. the possibility of an output combination is checked.
- Can be used in other ways too.









- Used both in industry and academia
 - typically when the cost of failure is high





- Used both in industry and academia
 - typically when the cost of failure is high















- Used both in industry and academia
 - typically when the cost of failure is high












- Formal verification for PLCs
 - mostly in academic environment
 - not widely spread yet in industry too difficult!





































































Challenges and answers








Challenges and answers








Challenges and answers




Model checking (extended workflow for PLCs)








Model checking (extended workflow for PLCs)







Model checking (extended workflow for PLCs)








Model checking in practice (at CERN)


















Defining **verification cases** (requirement, fine-tuning, etc.)

No model checker-related things or temporal logic expressions





PLCverif — Verification report



Generated at Mon Jul 07 15:19:22 CEST 2014 | PLCverif v2.0.1 | (C) CERN EN-ICE-PLC | Show/hide expert details

ID:	Demo001
Name:	If A is false, C cannot be true.
Description:	If A is false, C cannot be true. As this function block models an AND-gate, if any of the inputs (A or B) is false, the output should be false too. The requirement is based on the documentation of the function block and the following Jira case: https://icecontrols.its.cern.ch/jira/browse/UCPC-1111
Source file:	DemoSource.scl
Requirement:	3. <u>A = false & C = true</u> is impossible at the end of the PLC cycle.
Result:	Not satisfied

Tool: nusmv

Total runtime (until getting the verification results): 212 ms

Total runtime (incl. visualization): 361 ms

Counterexample

		Variable	End of Cycle 1					
	Input	а	FALSE					
	Input	b	TRUE					

Output | c


TRUE

Click-button verification, verification report with the analysed counterexample





Example - SM18 safety system







SM18



Goal: ensuring safety by allowing/forbidding tests





SM18



Goal: ensuring safety by allowing/forbidding tests

Core:







SM18




Goal: ensuring safety by allowing/forbidding tests
















































TBC ACTIVE BENCH TBC_SWITCH_MAIN TBC_POLARITY_MAIN TBC_POLARITY_MAIN TBC_SWITCH_CD TBC_SWITCH_EF TBC_HV_TEST TBC_SWITCH_QH TBC_MAGNET_PHASE TBC_INTERCON TBC_FLASHBOX_ADJ_POWER TBC_V_QH1 TBC_V_QH2 TBC_V_QH3 TBC_V_QH4 TBC_V_QH3 TBC_V_LEAD_A TBC_V_LEAD_B TBC_V_LEAD_D TBC_V_LEAD_D TBC_V_LEAD_D TBC_V_LEAD_E TBC_V_LEAD_F TBC_I_CD T	SM18 PLCSE safety logic	TBC1_INTERC TBC1_INTERC_POWER TBC2_INTERC TBC2_INTERC_POWER TBC_INTERC_CC TBC_FLASHBOX_ADJ_ON TBC_CRYO_I_BELOW_2KA TBC1_CRYO_ACTIVE_BENCH TBC2_CRYO_ACTIVE_BENCH TBC1_HV_OK_300KAIR TBC1_HV_OK_COLD TBC2_HV_OK_COLD TBC2_HV_OK_COLD TBC_OK_EF_POWER TBC_OK_EF_POWER TBC_OK_MAIN_POWER TBC1_OK_FOR_TEST TBC2_OK_FOR_TEST
--	----------------------------	---



Ladder Diagram





M Ű E G Y E T E M 1782

							TYPE OF TEST for X1:						TYPE OF TEST for X2:								
_G			Power All	Power Main Magnet	Power Aux Magnet CD	Power Aux Magnet EF (IAP ② Warm Initial	IAP @ Cold & Warm Final	RRR, AC TF	Lyre, MM warm	HV Tests	Power All	Power Main Magnet	Power Aux Magnet CD	Magnet EF	@ Warm Initial	Cold & Warm Final	RRR, AC TF	Lyre, MM warm	HV Tests	
TEST CONFIG.		TBC ACTIVE BENCH 1:				-	3				*				4	3	0				
8	ERS	TBC POLARITY MAIN 3 TBC SWITCH CD 4										===			==						
TS	PARAMETERS	TBC SWITCH EF 5. TBC HV TEST 6.			_					_									_		
=	PAR	TBC SWITCH GH 7 TBC MAGNET PHASE 8																			
Н	_	TEC FLASHEOX AGU PLOVER 10 TBC_V_QH1 11				_												_			
		TBC_V_QH2 12 TBC_V_QH3 13 TBC_V_QH4 14																			
	(00)	TBC_V_GH4 14 TBC_V_LEAD_A 15			_		-			_	_	-		_	_	_	_	_	_	_	
	15 (0.	TBC V LEAD A 15 TBC V LEAD B 16 TBC V LEAD C 17 TBC V LEAD D 18	-11-	=	-31	-8-1	===	==	⊨≋⊨	\Rightarrow	=	-11-	Power All Power Main Magnet CD Magnet EF @ Warm Initial Cold & Warm Final RRR, AC TF Lyre, Magnet EF & Warm Initial Cold & War	\Rightarrow	===						
	13 ANALOG INPUTS (0.10V)	TBC V LEAD E 19 TBC V LEAD F 20	-31-	=	-31	-61		=	===	=	_	-35-	==	=	-61	==	=	=	=		
	IALOG			2076								2076	2006								
	13 A	TBC_I_MAIN 21		THE STATE OF									TATION !								
		TBC I CD 22			_	-	_		_	_					_	-					
		TBC_I_CD 22 TBC_I_EF 23 TBC_I_SWITCH_MAIN 24		_	-	-		_		_	_	-	_						-	_	
	-	TBC1_CABLE_TEMP			-1-									_	-0-	-0-				- 0	
ا ٍ ا		TBC1_INTERO_QH_CONN 27 TBC1_SMTCH_CD 28 TBC1_SMTCH_EF 29			_										==				_		
INPUT VALUES TO BE CHECKED	2	TBC2_SWITCH_MAIN 30 TBC2_CABLE_TEMP 31 TBC2_CABLE_WATER 32					-											-			
ᆔ	N P	TBC2_CABLE_WATER		_	_	-	_	_		_	_	_	_		_	_	_		_	_	
EC	22 DIGITAL INPUTS	TBC2 SWITCH EF 35			-	-	_														
O B		TBC SWITCH CD CC 37 TBC SWITCH EF CC 38																			
ST	- 1	TBC_POWER_OH 39 TBC_SWITCH_QH_HF 40 TBC_SWITCH_QH_LF 41				=		==			==							≕			
LUE		TBC STATUS PC MAIN 42 TBC STATUS PC AUX 43	=				-	=		=	=					_	=		=	_	
V.		TBC POL MAIN A 44 TBC POL MAIN B 45	==	_	-	3	==			_	_	-1		==	-1-	==	==	-3-	-		
2		TBC_WATCHDOG TBC1_FT_LEAD_A 46 TBC1_FT_LEAD_B 47.	1000	808	- 8	- 3	-3-	-3-	3		- 12	- 8	-8-	-	-3-	_	-3-		-3	- 8	
≥	-	TBC1_LEAD_AUX	=	-3-	===	-3-	===	==	ĦĦ	≕	==	==	==	==	===	===	=	===	===	===	
		TBC1_ANTICRYO 50 TBC1_CRYO_1_9K 51					-		-13	_				_	_	_		_	_	_	
		TBC1 CRYO 4 5K 52 TBC1 CRYO HV 53		==	-	-		-32			==			==	==	==	==	==	==	==	
	E E	TBC1 ORYO 20K 54 TBC1 ORYO 300K 55 TBC1 ORYO 300KAIR 56	=	==	-	==	==	_		-3-	_	==		33	==	==	==	==	==		
	INPUTS FROM CTH	TBC2_FT_LEAD_A 57 TBC2_FT_LEAD_B 58	-1-		-3-	-0-1	-		-3-		-1-	-EHS-	-060-		-3-	-3-		-1-			
	PUTS	TBC2 FT LEAD B 58 TBC2 LEAD AUX 59 TBC2 T MAG 60 TBC2 ANTICRYO 61		=	=3=	33	===	==	=3=	=3==	===		=	=	=1=	===	===	-3-	===	-1-	
	=	TBC2_CRYO_1_9K		_	-	-	-	==			_			==		==	-35-	-		_	
		TBC2 CRYO HV 84 TBC2 CRYO 20K 65 TBC2 CRYO 300K 56	==	==	-	-	-	==	-	-		==	_	==	==	==		_	==		
		TBC2 CRYO 300KAIR 67		==	_	_	_	==	_	_	_	_		==	==	==	==			_	
	-	TBC1_CRYO_W TBC2_CRYO_W TBC1_CRYO_AUX_W		=	=	=	=	=						=	=	=	=	=	=		
\dashv	NO.	TBC2_CRYO_AUX_W		_	_	_	_	_	_	_	_	_	_	_	=	=	_	_	_		
	8E	TECT INTERC POWER 58																			
ALS	6 DO TO INTER	TEC BUTERC CC 72 TEC FLASHBOX AGU ON 73																			
GN/	유표	TBC_WATCHDOG TBC_CRYO_I_BELOW_2KA 74 TBC1_CRYO_ACTIVE_BENCH 75					_							_		_					
IS I		TBC2 CRYO ACTIVE BENCH 176				==															
JE	85 83	TBC1 HV OK 300KAIR 77 TBC1 HV OK COLD 78 TBC2 HV OK 300KAIR 79	=		=	=	=		==		14			==	==		=				
OUTPUT SIGNA	5	TBC2 HV OK 300KAIR 79 TBC2 HV OK COLD 80 TBC OK CD POWER 81 TBC OK EF POWER 82			=	\pm	-		=	=				_	=	=		==		- 12	
TIMIT	OR OK	TBC_OK_EF_POWER			=	=	=		=	=									===		
Ш	g _e	TBC2_OK_FOR_TEST 85																		7	
																	- N/I	OI		al! aa	

From M. Charrondiere





Requirement misunderstanding

Recognised while specifying requirements





Requirement misunderstanding

Recognised while specifying requirements

Functionality problems

"The [magnet] test should start, but it doesn't."





Requirement misunderstanding

Recognised while specifying requirements

Functionality problems

"The [magnet] test should start, but it doesn't."

Safety problems

- "The [magnet] test should NOT start, but it does."





Requirement misunderstanding

Recognised while specifying requirements

Functionality problems

"The [magnet] test should start, but it doesn't."


Safety problems

- "The [magnet] test should NOT start, but it does."
- Some really hidden:
 - **65536 input combinations** for 1 magnet test scenario start should be allowed in 2 of them






Verification workflow in practice




Verification workflow in practice











"Formal verification is not relevant to industry." FALSE!





http://go.cern.ch/**7L9h** http://cern.ch/**plcverif**

- "Formal verification is not relevant to industry." FALSE!
- First steps to apply formal verification to PLCs
 - Interesting bugs found (with joint effort)
 - Critical parts can be checked
 - Complementary to testing





http://go.cern.ch/**7L9h** http://cern.ch/**plcverif**

- "Formal verification is not relevant to industry." FALSE!
- First steps to apply formal verification to PLCs
 - Interesting bugs found (with joint effort)
 - Critical parts can be checked
 - Complementary to testing
- Still long way to go
 - Improving the performance
 - Formal specification





http://go.cern.ch/**7L9h** http://cern.ch/**plcverif**













