

BPIX Module Qualification



A. Starodumov

Paul Scherrer Institute, Switzerland

2013 Pixel Replacement/Upgrade Discussion Meeting,
October 9 2008, CERN

Module test classifications (FullTest & ShortTest)

- ▶ Start-up adjustments
 - ▶ Analog current setting
 - ▶ Threshold and delay settings
 - ▶ Analog levels setting
- ▶ Functionality tests
 - ▶ Verification of pixel readout
 - ▶ Check bump bonding quality
 - ▶ Functionality of 4 trim bits
- ▶ Performance tests
 - ▶ Pixel noise measurements
 - ▶ Sensor IV curves / [current at 100&150V](#)
- ▶ Calibrations
 - ▶ Find separation between address levels
 - ▶ Calibration of pulse height
 - ▶ Threshold unification (trimming)
 - ▶ Internal signal calibration (with X-rays)




Testing set up and procedure

► Challenges

- ▶ Huge number of channels: $5 \div 6 \times 10^7$
- ▶ 29 DACs per ROC
- ▶ Temperature dependence: $-10^\circ\text{C} / +17^\circ\text{C}$


► Test set up

- ▶ Programmable cooling box
- ▶ 4 modules at a time
- ▶ Custom built test-boards with FPGA




► Procedure

- ▶ Start-up adjustments
- ▶ Full Test at -10°C
- ▶ 10 thermal cycles
- ▶ Full Tests and IV at $-10^\circ\text{C} & +17^\circ\text{C}$
- ▶ Short Tests at $-10^\circ\text{C} & +17^\circ\text{C}$ before module assembling




X-ray test

- ▶ Twofold purpose:
 - ▶ test module response to the injected charge into Si sensor
 - ▶ calibrate internal signal used for the trimming (setting threshold)
- ▶ X-ray source:
 - ▶ Primary source: Americium-241
 - ▶ Targets: Mo(4844 e⁻), Ag(6139⁻), Ba (8906 e⁻)
 - ▶ Random trigger, stretched bunch-crossing
- ▶ Test setup:






X-ray calibration

- ▶ On average 1 Vcal DAC corresponds to 66 e^-
- ▶ The mean offset at $\text{Vcal}=0$ is around -420 e^-
- ▶ Trimming with $\text{Vcal}=50$ corresponds to threshold of 2800 e^-
- ▶ For calibration use
 - ▶ if available, results for individual ROC from 3 sources
 - ▶ otherwise, mean from 2 sources average over module



DAC optimization






- ▶ Several DACs have been optimized to set:
 - ▶ Analog and digital currents
 - ▶ Digital levels of TBM and ROC (Ultra Black)
 - ▶ Thresholds and delays
 - ▶ Pulse height ADC range and linearity
- ▶ Example: Pulse height linearity
 - ▶ Fit function: $y = p_3 + p_2 \cdot \tanh(p_0 \cdot x - p_1)$



Grading


	Pixel	Mask	Noise	Gain	Pedestal	Thr.	$I_{+17}^{meas}(150V)$	$I_{-10}^{calc}(150V)$
A	$\leq 1\%$	0	$\leq 500e^-$	$\leq 10\%$	$<2.5ke^-$	$<200e^-$	$<2\mu A$	$<3\mu A$
B	$\leq 4\%$	0	$\leq 1000e^-$	$\leq 20\%$	$<5.0ke^-$	$<400e^-$	$<10\mu A$	$<15\mu A$
C	$> 4\%$	≥ 1	$\geq 1000e^-$	$> 20\%$	$>5.0ke^-$	$>400e^-$	$>10\mu A$	$>15\mu A$

- ▶ Pixel defects/chip
- ▶ Mask: permanent readout
- ▶ Noise in e^-
- ▶ Relative Gain width
- ▶ Pedestal spread in e^-
- ▶ Vcal Threshold Width in e^-
- ▶ $I_{+17}^{meas}(150V)$: measured leakage current at $+17^\circ$
- ▶ $I_{-10}^{calc}(150V)$: recalculated leakage current at -10°



Production quality

Chip Failures




Production summary

948 modules tested (827 full/ 121 half)


- ▶ 565/161 graded as A/B → 88% || 87/23 → 91%
- ▶ 101 graded as C → 12% || 11 → 9%

Overlay of modules tested at $T = -10^\circ \text{C}$ (ATC)


Final Grade A
(564 modules)





Final Grade B
(161 modules)



Final Grade C
(49 modules)



Dead pixels



Dead bumps


48.3M pixels

3.3M pixels






Production in time

Full tests



Short tests (w/o x-ray)



Summary

- ▶ About 1220 bare modules (sensor+ROCs) built
 - ▶ 260 (20%) rejected at this level, ~80% due to high current
 - ▶ Other defects: ROC, HDI, bump-bonding
- ▶ 948 modules tested: 90% grade A/B, 10% grade C
 - ▶ after thermal cycling: ~20 graded C (high current)
 - ▶ after accepted at -10°C rejected at +17°C: ~20 modules (high current)
 - ▶ after Short Test: ~40 modules rejected (mostly due to high current)
 - ▶ after X-ray: ~10 modules rejected (≥ 1 ROC not 'see' hits)
- ▶ Manpower and time
 - ▶ Manpower: 2 physicists and 3 PhD students (all $\sim 50\%$)
 - ▶ Time: 1.5 years: learning, test development and SW + 2 years of testing
- ▶ Crucial items
 - ▶ Automatic test procedure and grading
 - ▶ Second test setup (cooling box) required
 - ▶ DB is a must component: to keep track module test results and logistic
 - ▶ All experts in one place!