

38th INTERNATIONAL CONFERENCE ON HIGH ENERGY PHYSICS

AUGUST 3 - 10, 2016 CHICAGO

Contribution ID: 1028

Type: Oral Presentation

The LHCb VELO Upgrade (12' + 3')

Thursday, 4 August 2016 17:30 (15 minutes)

The upgrade of the LHCb experiment, scheduled for LHC Run-3, will transform the experiment to a triggerless system reading out the full detector at 40 MHz event rate. All data reduction algorithms will be executed in a high-level software farm. enabling the detector to run at luminosities of 2×10^{33} /cm²/s.

The Vertex Locator (VELO) is the silicon vertex detector surrounding the interaction region. The current strip detector will be replaced with a hybrid pixel system equipped with electronics capable of reading out at 40 MHz. The upgraded VELO will provide fast pattern recognition and track reconstruction to the software trigger.

The silicon pixel sensors have 55×55 µm2 pitch, and are read out by the VeloPix ASIC, from the Timepix/Medipix family. The VeloPix builds on the currently available Timepix3, modified to deliver a radiation hard design capable of an order of magnitude increase in output rate. The hottest regions will have pixel hit rates of 900 Mhits/s yielding a total data rate more than 3 Tbit/s for the upgraded VELO. The silicon pixel sensors must be radiation hard to a level of $8 \times 10^{15} 1 {\rm MeV} \ n_{\rm eq}/{\rm cm}^2$, delivered non uniformly over the sensor surface, and the R&D is focussing on designs capable of tolerating high voltage after irradiaton and maintaining good efficiency and resolution.

The detector modules are located in a separate vacuum, separated from the beam vacuum by a thin custom made foil. The foil will be manufactured through a novel milling process and possibly thinned further by chemical etching.

The material budget will be minimised by the use of evaporative CO_2 coolant circulating in microchannels within 400 um thick silicon substrates. This breakthrough technology allows very efficient heat removal for minimal material and excellent CTE match but poses considerable challenges in the design of the circuits and connectors.

The current status of the VELO upgrade will be described and latest results from the design and prototyping will be presented.

Co-author: CARVALHO AKIBA, Kazu (Univ. Federal do Rio de Janeiro (BR))

Presenter: DE CAPUA, Stefano (University of Manchester (GB))

Session Classification: Detector: R&D and Performance

Track Classification: Detector: R&D and Performance