



Buck DC-DC design and implementation

F.Faccio, G.Blanchot, S.Michelis, C.Fuentes,
B.Allongue, S.Orlandi

CERN – PH-ESE

S.Busso, G.Spiazzi


PEL, DEI, University of Padova (I)

Outline

- Introduction
- Conversion stage 1
 - Semiconductor technology
 - Inductor design
 - EMC (conducted and radiated noise)
 - ASIC design
 - Integration
- Conversion stage 2 (on-chip)
 - Different conversion ratios
 - Efficiency and area
- Conclusion

Proposed distribution scheme (1)

Distribution based on 2 conversion stages



Slide taken from previous talk of G. Blanchot

Building Blocks

Stage1:

- Inductor-based buck
- $V_{in} = 10-12\text{ V}$
- $V_{out} = 2.5-1.8\text{ V}$
- $P_{out} = 2-4\text{ W}$

Issues:

- High efficiency
- Low noise
- Use of air core inductor
- Use of high voltage technology


Stage2:

- On-chip switched capacitor
- $V_{in} = 2.5-1.8\text{ V}$
- Conversion ratio $\frac{1}{2}$ or $\frac{2}{3}$
- $I_{out} = 20-100\text{ mA}$

- Use front end technology

Semiconductor technology (1)

- The converter requires the use of a technology offering both low-voltage and high-voltage (15-20V) transistors
- Properties of high-voltage transistors largely determine converter's performance
 - Need for small R_{on} , and small gate capacitance (especially C_{gd}) for given R_{on} !
- Survey of available options covered 5 technologies
- Best results with 0.25 μ m SGB25V GOD technology from IHP




Prototype in 0.35 μ m


Tech Node (μ m)	Trans type	Max Vds (V)	Vgs (V)	Tox (nm)	$R_{on} \cdot \mu$ m (k Ω m \cdot μ m)	Status
0.35	Lateral	14	3.5	7	8	Tested
	Vertical	80	3.5	7	33	
0.18	Lateral	20	5.5	12	4.75	Tested
0.13	Lateral	20	4.8	8.5	7	Tested
0.25	Lateral	20	2.5	5	4-5	Tested
0.18	Lateral	20	1.8	4.5	9.3	First MPW April 09

Semiconductor technology (2)

X-ray irradiation (TID) up to 350Mrd




NMOS, switching bias



PMOS, WC bias


- Manageable V_{th} shift
- Small or no leakage current increase
- R_{on} decrease <20% (NMOS) and <40% (PMOS)

Proton irradiation (displacement) up to 10^{16} p/cm²



NMOS, floating bias

ACES 2009



PMOS, floating bias

S.Michelis, PH/ESE

- Negligible V_{th} shift
- No leakage current increase
- At $5 \cdot 10^{15}$ p/cm², R_{on} decrease <60% (NMOS) and <80% (PMOS)

Semiconductor technology (3)





- One technology (0.25 μm node) has demonstrated radiation tolerance compatible with benchmark:
 - NMOS Ron decrease below 60% for $2.5 \cdot 10^{15}$ n/cm² (1MeV equivalent)
 - Vth shift manageable (below 200mV for NMOS, 400mV for PMOS @ 350Mrd)
 - Negligible leakage current with TID
 - Overall, radiation could affect converter performance as small drop of efficiency (below 5%)
- One technology (0.13 μm node) could satisfy requirements for installation further from collision point, where fluence is limited below $1 \cdot 10^{15}$ n/cm² (1MeV equivalent)
- The other 2 technologies are less performant and will not be considered further
- **Conclusion:**
 - While starting prototype work in the 0.25 μm technology, another 0.18 μm technology will be tested in 2009 (we look for a second source with comparable radiation performance)

Inductor design: requirements

- Coreless (no ferromagnetic material)
- Value: from 150 to 700nH (this is feasible with air-core)
- Compact for high integration
- Light for low material budget
- With small ESR both in DC and AC (at the switching frequency) for high efficiency
- It needs to be shielded for low radiated noise




Air core inductors

- We simulated (Ansoft Maxwell 3D) the magnetic field from inductors of different type, and the effect of shielding






“Optimized” PCB toroid (1)

- Custom design exploiting PCB technology: easy to manufacture, characteristics well reproducible
- Design can be optimized for low volume, low ESR, minimum radiated noise
- With the help of simulation tools (Ansoft Maxwell 3D and Q3D Extractor), we estimated inductance, capacitance and ESR for different designs. This guided the choice of the samples to manufacture as prototypes
- The addition of two Al layers (top, bottom) shields the parasitic radiated field efficiently



“Optimized” PCB toroid (2)



- First samples manufactured at the CERN PCB shop
- Inductance, shield efficiency, ESR in agreement with simulation
- ESR can be decreased still by 2x by “filling” the vias – this has not yet been done
- Now that the concept has been validated, we prepare for a prototype run with all the final characteristics (ESR, volume, shield material)



Measurement in the lab: Normalized current induced in 1 Cu loop at increasing distance from the inductor (cm)

EMC: conducted noise





- 4 generations of converter prototypes using discrete commercial components developed
- Aim:
 - Understand noise sources
 - Study and verify appropriate countermeasures
 - Provide experiments with hardware for integration studies
 - Develop know-how for final integration
- Large decrease of noise observed
- With small pi-filters, noise level meets class-B requirements of CISPR11 (voltage on line and neutral)



Output common mode noise (current) measured with the CERN-ESE standard test bench for prototypes 3 and 5 (difference: layout of the board, and presence of pi-filters in proto5)

ASIC development – 1st generation

- First generation prototype (include only fundamental building blocks)
- Manufactured in AMIS 0.35 μ m
- Features:
 - VIN and Power Rail Operation from +3.3V to +24V
 - Fast Transient Response - 0 to 100% Duty Cycle
 - 14MHz Bandwidth Error Amplifier with 10V/ μ s Slew Rate
 - External oscillator Programmable from 250kHz to 3MHz
 - External voltage reference (nominally 1.2V)
- Submitted March 08
- Mounted on PCB
- Test result presented in TWEPP08
- Demonstrated working function of the fundamental building blocks



The PCB was designed, produced and assembled in RWTH, Aachen thanks to W. Karpinski and K. Klein

ASIC development – future



- Third generation will be in the IHP 0.25 μ m technology
 - Tests shows that this technology has better performance
 - for radiation tolerance (total dose and ions)
 - for efficiency (lower on-resistance and capacitance)

- The first integration is foreseen for May 13th
 - It will be a simple buck
 - Refined comparison with 2-phase interleaved with V-divider (alternative topology), using also prototypes, has indicated little advantage of this latter topology at the small load currents foreseen for a module

- A second integration is foreseen for November 2009
 - It will be a buck including all the blocks with protections and soft start.

Towards integration

- Compact design
 - Reducing the size of the full converter
 - Components:
 - ASIC (5x5 or 7x7 mm)
 - Inductor (4mm thick, 8-14mm diameter)
 - SMD components
 - Design compatible with tracker layout (evolving) in terms of area, volume, material budget, cooling




Integration in ATLAS SCT module design
From D.Ferrere
University of Geneva

Outline

- Proposed scheme using DC-DC converters
- Conversion stage 1
 - Semiconductor technology
 - Inductor design
 - EMC (conducted and radiated noise)
 - ASIC design
 - Integration
- Conversion stage 2 (on-chip)
 - Different conversion ratios
 - Efficiency and area
- Conclusion


Different conversion ratios

1/2 Conversion



1 "flying" capacitor
1 output capacitor
4 switches

2/3 Conversion



2 "flying" capacitors
1 output capacitor
7 switches

Efficiency, area

Efficiency:


- Analytical model developed and integrated in mathcad for conversion ratio $\frac{1}{2}$
 - It allows for estimating efficiency vs R_{out} and Frequency
 - Good agreement with Spice simulation in IBM 130nm technology (using I/O transistors)
- Same work planned for conversion ratio $\frac{2}{3}$

Area:

- Estimate of on-chip area
 - Dependent on required efficiency
 - In the IBM 130nm technology, using I/O transistors, and for an efficiency $\geq 90\%$, it can be of the order of
 - $200 \times 100 \mu\text{m}$ for ratio $\frac{1}{2}$
 - $200 \times 200 \mu\text{m}$ for ratio $\frac{2}{3}$
- Off-chip capacitors
 - Size around 100-200 nF looks appropriate

Example:

Efficiency for a converter $\frac{1}{2}$ in IBM 130nm technology
 $V_{in}=1.9\text{V}$, $V_{out}=0.93\text{V}$, $I_{out}=60\text{mA}$, $C=100\text{nF}$



η_{mio}

Conclusion

- Power distribution using DCDC converters is conventional and very flexible
 - System can be “customized” using a set of building blocks (buck converter for stage 1, switched capacitor converters on-chip, possibly even linear regulators)
- Main difficulties in the development of a custom buck converter for stage 1 are being solved
 - Semiconductor technology satisfying radiation requirements has been found
 - Inductor design has been optimized and experimentally verified
 - Techniques for ASIC design are being learnt, and first prototypes have been developed
 - Large progress in understanding noise issues has been made and verified on prototypes (meeting class B requirements)
- Main focus of our activity for 2009:
 - Design of the ASIC buck converter in the IHP 0.25 μ m technology
 - Integration of ASIC, PCB inductor and SMD components in compact DCDC converter boards representative of the final integration level achievable
 - Improve understanding and working tools for switched capacitor converters (especially ratio 2/3). Further involvement will depend on the activity of other groups