

# Serial power circuitry in the ABC-Next and FE-I4 chips

*W. Dabrowski*

*Faculty of Physics and Applied Computer Science  
AGH – University of Science and Technology  
Krakow*

*including material from Michael Karagounis  
on development at Bonn University*


# How the serial powering started

## Serial powering of pixel modules

Tobias Stockmanns<sup>a,\*</sup>, Peter Fischer<sup>b</sup>, Fabian Hügging<sup>a</sup>, Ivan Peric<sup>a</sup>,  
Ögmundur Runolfsson<sup>a</sup>, Norbert Wermes<sup>a</sup>

<sup>a</sup> *Physikalisches Institut der Universität Bonn, Nussallee 12, D-53115 Bonn, Germany*

<sup>b</sup> *Institut für Technische Informatik, Universität Mannheim, D7, 2-4, 68131 Mannheim, Germany*



Critical problem of mismatch when connecting such devices in parallel has been overcome by making relatively large output resistance.

Ultimately we need much lower output resistance and so much better regulation of the output voltage.

(a)

2

## Distributed shunt regulator

---

---

Power dissipated in the shunt regulators is distributed uniformly across the hybrid.

No very high current devices required.

Single point of failure reduced compared to one regulator per hybrid.

Hybrid design fully scaleable with respect to power distribution.

but .....

Matching becomes critical when making the shunt regulators of low output resistance.

New shunt regulator circuits suitable for integration in the readout chips have been developed independently for the strip readout and the pixel readout.

# Serial powering in strip readout

## Prototype chip for Si strip readout in Upgrade Inner Tracker

**Binary readout**

**Front-end optimised for short strips**

**Positive or negative input charge**


**Readout clock up to 160 Mb/s**

**250 nm CMOS (IBM) technology**

**2.5 V digital power supply (100 mA)**

**2.2 V analogue power supply (30 mA)**

**Compatible with serial powering scheme**




# On chip power management and distribution

## Two optional shunt regulators

- A. Full shunt regulator in each ABCN chip
- B. Shunt transistor in each ABCN and regulation circuitry external common for all chips on the moule

## Serial voltage regulator (optional)



## Nominal powering-up scenario


Supply current ramped up to the nominal required value with clock signal active in the digital part – digital switching current increase smoothly following the I-V characteristic of the digital load.

## Critical scenarios

Clock signal is delayed with respect the power start-up – supply current forced by external current supply may temporarily go much above the ABCN current consumption.


Clock signal lost suddenly during normal operation – digital current consumption suddenly reduced.

# Full shunt regulator on chip - design concept



# Matching problem (simulation)


**Clock is ON all the time**



**20 ABCNs with internal shunt regulators connected in parallel.**

**All mismatch effects represented by mismatch of reference voltages.**

**Flat distribution in a range -10 mV to +10 mV assumed.**



**Average shunt current of 8 mA per device.**

**One shunt device always wins**


**This would happen even if we assumed perfect matching because of the voltage drops along the power busses on the hybrid.**



# Matching problem (simulation)


## Clock delayed

Output voltage




## Clock OFF during operation


Outout voltage



Shunt current




Shunt current






# Performance of the auxiliary circuits (simulation)

Clock is ON all the time

Only current limiter active




All circuitry active



# Performance of the current limiter (measurements)


## Single ABCN




# 20 chips hybrid – powered conventionally

ATLAS SCT Module Test: Response vs. Channel – Fri Feb 27 13:25:08 2009 – University of Liverpool

Page 1 Run 651 Start Scan 3 Stream 0 Module 0 (Bridged\_Hybrid) – Type ABCN\_Test



# 20 chips hybrid – powered through internal shunts






## Design assumptions

Estimate of power in ABCN130n by Mitch Newcomer

130 nm Estimate 128 Channels / chip	Supply	Short Strip Power, Current	Long Strip Power, current
Analog	VDDA @ 1.2V	20 mW, 16mA	39 mW, 32mA
Digital Supply	VDD @ 0.9V	46 mW, 51mA	46 mW, 51mA
<b>Total Power<sup>*</sup> / Chip (ref ABCn 290mW)</b>		<b>66 mW</b>	<b>85 mW</b>
<b>Total Power<sup>*</sup> / 20 Chip Module</b>		<b>1.3 W</b>	<b>1.7 W</b>


**Power supply voltages are not compatible with the power management schema implemented in ABCN (250 nm) assuming serial powering.**

1



Quality of analogue power supply ?

Some saving of digital power due to lower voltage swing




Overhead in voltage drop in the linear regulator (loss of efficiency)

No regulation on the digital power line (?)

DC-DC converter 3/2 step down may improve the efficiency




3





Design study carried out  
by M. Bochenek

Possibly most efficient system compatible with serial powering

# Charge pump – design study



# Charge pump – performance (preliminary)



## Power management in ABCN (130 nm) - to be done

---

Further optimisation of the charge pump – there is a number of details to be optimised in the design (switching transistors, buffers, level shifter ....


Implementation of the fully integrated shunt design from ABCN (250nm) in the 130 nm technology.

Implementation of the serial regulator in 130 nm.

Integration of a complete power management block to be included on the front-end prototype chip.

# New shunt for pixel readout (ShuLDO)

## New Shunt Concept Basic Ideas




New Concept is based on two ideas:

1. The added resistor  $R_{slope}$  does not contribute to the regulation and burns additional power  
Why not replacing the added constant resistor by a regulated „resistor“ of variable size
2. Very likely the shunt regulator will be used in combination with a linear regulator placed at the output of the shunt regulator  
Why not changing the order and placing the LDO before the shunt regulator  
The PMOS power transistor of the LDO becomes the variable regulated „resistor“  
The shunt transistor becomes part of the load of the LDO

# ShuLDO - implementation

## LDO Regulator with Shunt Transistor (ShuLDO)

Simplified Schematic




- Combination of LDO and shunt transistor
- M4 shunts the current not drawn by the load
- Fraction of M1 current is mirrored & drained into M5
- Amplifier A2 & M3 improve mirroring accuracy
- Ref. current defined by resistor R3 & drained into M6
- Comparison of M5 and ref. current leads to constant current flow in M1
- Ref. current depends on voltage drop  $V_{\text{lin}}$  which again depends on supply current  $I_{\text{in}}$

- „Shunt-LDO” regulators having completely different output voltages **can be placed in parallel** without any problem regarding mismatch & shunt current distribution
- Resistor R3 mismatch will lead to some variation of shunt current (10-20%)
- „Shunt-LDO” **can cope with an increased supply current** if one FE-I4 does not contribute to shunt current e.g. disconnected wirebond → ref current goes up
- Can be used as an **ordinary LDO** when shunt is disabled

# ShuLDO - implementation

## Setup for Test Measurements




- Two Shunt – LDO regulators are connected in parallel on-chip  
→ avoid influence of PCB parasitics
- biasing & reference voltage is provided externally
- input & load current is provided by programmable Keithley sourcemeter
- input & output voltages are measured automatically using a Labview based system

developed by D. Arutinov




# ShuLDO - test results

## Two Shunt-LDO parallel connected on-chip



- Saturation point is reached for smaller input currents and is more abrupt than in simulation
- Non constant slope of  $V_{in}$
- $V_{out1}$  and  $V_{out2}$  slightly decrease with rising input current  
 → IR drop on ground rail leads to smaller effective reference voltage





flexible powering scheme → defined by bonding & external wiring

- Serial Powering: constant current fed into two ShuLDOs
- DCDC Powering: DCDC output voltage fed either directly or via LDO regulators to the core

## Summary

---

Much progress has been made on understanding and development of the serial powering for both, the strip readout and the pixel readout.

Fully integrated shunt regulator has been implemented in the ABC Next (250 nm) – it will allow building a large scale demonstrator object with serial powering.

A new shunt regulator design has been proposed and prototype successfully for the pixel readout.


Optimising power efficiency may require combining serial powering with DC-DC on-chip conversion.

Implementation of serial powering must be readout architecture and technology specific.


## Back-up slides

# Implementation

Shunt transistor  
PMOS 8000/0.3




# Implementation - layout



# Output impedance - single shunt regulator



Shunt current of 5 to 10 mA will be required



For a hybrid with 20 ABCNs the effective output impedance will be about 20 times smaller

# Current setting and control

## 5 modules (20 ABCNs each) in series



How do we set and control the supply current?

The digital current may vary substantially with occupancy (noise scan) and process variation

An "ideal" solution: the supply current of a super module is controlled based on the voltage sensing and voltage regulation at the super module input only, e.g. for 5 modules: 5x2.5V

Implications for the overall powering system needs to be understood better