

# On-Chip I-V Variability and Random Telegraph Noise Characterization in 28 nm CMOS

A. Whitcombe<sup>1</sup>, S. Taylor<sup>2</sup>, M. Denham<sup>2</sup>, V. Milovanović<sup>1</sup>, B. Nikolić<sup>1</sup>

<sup>1</sup>University of California, Berkeley, CA

<sup>2</sup>Raytheon Vision Systems, Goleta, CA

# Outline


- Background & motivation
- Prior art comparison
- Proposed design
- Test chip results
- Conclusions

\*This talk does not contain ITAR or EAR controlled information


# Outline

- **Background & motivation**
  - Readout integrated circuits
  - Random telegraph noise (RTN)
  - RTN measurement challenges
- Prior art comparison
- Proposed design
- Test chip results
- Conclusions


# Readout Integrated Circuits (ROICs)




Infrared sensors use non-silicon detector arrays bonded to CMOS ROICs



# Readout Integrated Circuits (ROICs)




## Analog ROIC




# Readout Integrated Circuits (ROICs)

Maximum detectable signal  
set by  $C_{\text{int}} V_{\text{max}}$



Reduces with technology node



## Analog ROIC




# Readout Integrated Circuits (ROICs)




Higher integration levels allow for more compact sensors [1]

# Readout Integrated Circuits (ROICs)



## Digital ROIC




Higher integration levels allow for more compact sensors [1]




# Readout Integrated Circuits (ROICs)

Maximum detectable signal set by counter size,  $t_{\text{int}}/t_{\text{LSB}}$

Improves with technology node





## Digital ROIC





Higher integration levels allow for more compact sensors [1]



# Technology Concerns in Imagers: Random Telegraph Noise (RTN)





# Technology Concerns in Imagers: Random Telegraph Noise (RTN)





# Technology Concerns in Imagers: Random Telegraph Noise (RTN)





# Technology Concerns in Imagers: Random Telegraph Noise (RTN)





# Technology Concerns in Imagers: Random Telegraph Noise (RTN)



# Technology Concerns in Imagers: Random Telegraph Noise (RTN)





# Technology Concerns in Imagers: Random Telegraph Noise (RTN)







# Technology Concerns in Imagers: Random Telegraph Noise (RTN)



# Random Telegraph Noise (RTN) Impact




# Random Telegraph Noise (RTN) Impact




- Photodetector bias set by  $V_{GS}$  of direct injection transistor

# Random Telegraph Noise (RTN) Impact



- Photodetector bias set by  $V_{GS}$  of direct injection transistor
- RTN will cause threshold voltage shifts that change  $V_{GS}$ , resulting in “blinking” pixels



# Random Telegraph Noise (RTN) Impact



- Photodetector bias set by  $V_{GS}$  of direct injection transistor
  - Source follower output set by  $V_{GS}$  of buffer device
- RTN will cause threshold voltage shifts that change  $V_{GS}$ , resulting in “blinking” pixels

# Random Telegraph Noise (RTN) Impact



## Imaging Applications [2]



RTN is a growing problem in deeply scaled mixed-signal integrated circuit designs

# Random Telegraph Noise (RTN) Impact



## Imaging Applications [2]





RTN is a growing problem in deeply scaled mixed-signal integrated circuit designs

# Random Telegraph Noise (RTN) Impact

## Imaging Applications [2]



## SRAM Reliability [3]





RTN is a growing problem in deeply scaled mixed-signal integrated circuit designs





# Random Telegraph Noise (RTN) Impact

## Imaging Applications [2]





## SRAM Reliability [3]





RTN is a growing problem in deeply scaled mixed-signal integrated circuit designs

# Random Telegraph Noise (RTN) Impact



## Imaging Applications [2]



## SRAM Reliability [3]





## Digital Timing [4]





RTN is a growing problem in deeply scaled mixed-signal integrated circuit designs

# Random Telegraph Noise (RTN) Impact


## Imaging Applications [2]



## SRAM Reliability [3]





## Digital Timing [4]





RTN is a growing problem in deeply scaled mixed-signal integrated circuit designs

# Random Telegraph Noise (RTN) Impact


## Imaging Applications [2]



## SRAM Reliability [3]




## Digital Timing [4]





Large-scale RTN characterization is necessary to develop accurate circuit models



# RTN Characterization Challenges





# RTN Characterization Challenges



# RTN Characterization Challenges





# RTN Characterization Challenges







# RTN Characterization Challenges



# RTN Characterization Challenges




Understanding bias, temperature sensitivity of RTN requires long, fast sampling

# Outline



- Background & motivation
- **Prior art comparison**
  - General methodology comparison
  - Similar methods
  - This approach
- Proposed design
- Test chip results
- Conclusions

# RTN Characterization Array Comparison

	Concept	Testing time	Needed test equipment	Devices in test array
Standard		$\frac{N \cdot k}{f_{\text{samp}}}$ <b>Long</b>	<b>High-performance source/measure unit</b> <b>XX</b>	-

$N$  = # of test devices;  $k$  = # data points;  $f_{\text{samp}}$  = sample rate




# RTN Characterization Array Comparison

	Concept	Testing time	Needed test equipment	Devices in test array
Standard		$\frac{N \cdot k}{f_{\text{samp}}}$ <b>Long</b>	<b>High-performance source/measure unit</b> <b>XX</b>	-
On-chip DAC/ADC		$\frac{N \cdot k}{f_{\text{samp}}}$ <b>Long</b>	<b>Digital interface board</b> <b>✓</b>	45 nm CMOS ~4000 N/PFETs, 6 W/L ratios

Realov & Shepard, *TED* 2013.

$N$  = # of test devices;  $k$  = # data points;  $f_{\text{samp}}$  = sample rate

# RTN Characterization Array Comparison





	Concept	Testing time	Needed test equipment	Devices in test array
Standard		$\frac{N \cdot k}{f_{\text{samp}}}$ <b>Long</b>	High-performance source/measure unit <b>XX</b>	-
On-chip DAC/ADC		$\frac{N \cdot k}{f_{\text{samp}}}$ <b>Long</b>	Digital interface board <b>✓</b>	45 nm CMOS ~4000 N/PFETs, 6 W/L ratios
Analog array		$\frac{k}{f_{\text{samp}}}$ <b>Short</b>	Fast off-chip ADC + interface board <b>X</b>	0.18 μm / 0.22 μm CMOS 10 <sup>6</sup> / 10 <sup>5</sup> NFETs, 14 / 1 W/L ratio(s)

Realov & Shepard, *TED* 2013.

Abe et al., *VLSI Tech.* 2007 / Yonezawa et al., *IRPS* 2013.

$N$  = # of test devices;  $k$  = # data points;  $f_{\text{samp}}$  = sample rate

# RTN Characterization Array Comparison

	Concept	Testing time	Needed test equipment	Devices in test array
Standard		$\frac{N \cdot k}{f_{\text{samp}}}$ <b>Long</b>	High-performance source/measure unit <b>XX</b>	-
On-chip DAC/ADC		$\frac{N \cdot k}{f_{\text{samp}}}$ <b>Long</b>	Digital interface board <b>✓</b>	45 nm CMOS ~4000 N/PFETs, 6 W/L ratios
Analog array		$\frac{k}{f_{\text{samp}}}$ <b>Short</b>	Fast off-chip ADC + interface board <b>X</b>	0.18 μm / 0.22 μm CMOS 10 <sup>6</sup> / 10 <sup>5</sup> NFETs, 14 / 1 W/L ratio(s)
ADC array		$\frac{k}{f_{\text{samp}}}$ <b>Short</b>	Digital interface board <b>✓</b>	<b>28 nm / 14 nm CMOS</b> ~10 <sup>5</sup> / 10 <sup>7</sup> N/PFETs 2 / 1 W/L ratio(s) 3 / 1 V <sub>TH</sub>




Realov & Shepard, *TED* 2013.

Abe et al., *VLSI Tech.* 2007 / Yonezawa et al., *IRPS* 2013.

**This work** / Giles et al., *VLSI Tech.* 2015.




$N$  = # of test devices;  $k$  = # data points;  $f_{\text{samp}}$  = sample rate

# On-Chip ADC Implementation: Prior Work









# On-Chip ADC Implementation: Prior Work




# On-Chip ADC Implementation: Prior Work





# On-Chip ADC Implementation: Prior Work






# On-Chip ADC Implementation: Prior Work




- No current measurements
- Limited bias sensitivity testing



# On-Chip ADC Implementation: This Work




# On-Chip ADC Implementation: This Work




Gain-boostered cascode enables drain voltage control

# On-Chip ADC Implementation: This Work



“Digital” interface for enabling/  
disabling test devices

# On-Chip ADC Implementation: This Work




Structure enables bias voltage control and current measurement




# Outline

- Background & motivation
- Prior art comparison
- **Proposed design**
  - Array implementation
  - Cell implementation
- Test chip results
- Conclusions



# Characterization Array Implementation




# Characterization Array Implementation



Typical detector array structure





# Characterization Array Implementation






Characterization array +  
Test current cells


CMOS  
Characterization IC




# Characterization Array Implementation




# Device Under Test + Measurement Cells



# Device Under Test + Measurement Cells




# Device Under Test + Measurement Cells





Test cells support multiple  $V_T$ , size characterization






# Device Under Test + Measurement Cells



# Device Under Test + Measurement Cells






# Device Under Test + Measurement Cells






$$V_{RAMP} = \frac{I}{C} t$$

# Device Under Test + Measurement Cells






$$\Delta t = \frac{C}{I} V_{REF} + t_{RST}$$

# Device Under Test + Measurement Cells






$$\Delta t = \frac{C}{I} V_{REF} + t_{RST}$$




# Device Under Test + Measurement Cells



# Device Under Test + Measurement Cells






# Device Under Test + Measurement Cells






# Device Under Test + Measurement Cells




# Characterization Array Implementation



**A** = Test current cell (48 devices/cell)  
**B** = Measurement cell (16-bit ADC)

Fabricated in 28 nm bulk HKMG CMOS





1.8 mm

1.8 mm


# Outline

- Background & motivation
- Prior art comparison
- Proposed design
- **Test chip results**
  - I-V measurements
  - RTN measurements
- Conclusions

# Results: I-V Characterization




# Results: I-V Characterization





Extracted threshold voltage follows expected trends

# Results: I-V Characterization





Extracted threshold voltage follows expected trends

# Results: I-V Characterization



Extracted threshold voltage follows expected trends



# Results: I-V Characterization



Random variation dominates spatial variation in 1 mm x 1 mm area





# Results: I-V Characterization





High dynamic range enables  
subthreshold I-V characterization

# Results: I-V Characterization




High dynamic range enables  
subthreshold I-V characterization

# Results: I-V Characterization




Relative variability in subthreshold slope decreases with temperature


# Results: RTN Characterization






# Results: RTN Characterization




# Results: RTN Characterization



# Results: RTN Characterization




# Results: RTN Characterization







# Results: RTN Characterization



# Results: RTN Characterization




# Results: RTN Characterization




Two RTN traps active at different biases and temperatures are evident

# Results: RTN Characterization





Two RTN traps active at different biases and temperatures are evident

# Results: RTN Characterization






Two RTN traps active at different biases and temperatures are evident

# Results: RTN Characterization



RTN is evident even at cryogenic temperatures



# Results: RTN Characterization



Longer 280 K sample shows third trap 87


# Results: RTN Characterization

$25 \text{ ms} \leq \tau \leq 2.5 \text{ s}$








# Results: RTN Characterization









# Results: RTN Characterization

$25 \text{ ms} \leq \tau \leq 2.5 \text{ s}$




# Results: RTN Characterization

$25 \text{ ms} \leq \tau \leq 2.5 \text{ s}$




# Results: RTN Characterization





- Larger RTN with smaller channel length
- NFET RTN amplitudes are typically larger
- Doping level has little consistent effect

# Results: RTN Characterization






High  $I_{RMS}/g_m$  levels correspond to device RTN, not detector noise

# Results: RTN Characterization




# Results: RTN Characterization




Mean  $\tau_C, \tau_E$  estimated from 1000-point samples at sampling frequency shown

# Results: RTN Characterization







# Results: RTN Characterization






# Results: RTN Characterization



# Results: RTN Characterization



# Results: RTN Characterization



# Outline

- Background & motivation
- Prior art comparison
- Proposed design
- Test chip results
- **Conclusions**

# Conclusions

- Conventional CMOS readout IC platform can be modified for device characterization purposes
- Compact array incorporates  $>80,000$  HKMG test devices; subset of 6,000 devices measured across  $V_G$  down to cryogenic temperatures
- Measurements support previous studies of RTN bias and temperature dependence
- Complete RTN measurements require high dynamic range, fast sampling capabilities
- Array enables highly parallel subthreshold current detection and detects RTN time constants under  $10 \mu\text{s}$

# Acknowledgements

- This work was supported in part by the Intelligence Advanced Research Projects Activity (IARPA) via the Space and Naval Warfare Systems Command (SPAWAR) contract number N66001-12-C-2010, the NDSEG fellowship, and the BWRC.
- The authors also thank Bruce Bozovich, Mike Jack, Dave Madajian, Eileen Herrin, Chris Tracy, Henry Lee, Roya Mokhtari, Adam Kennedy, Eric Beuville, Tsu-Jae Liu, Dan Connelly, Ana Arias' group, and the UCB Nanolab for support.

# References

- [1] B. Tyrrell et al., "Time delay integration and in-pixel spatiotemporal filtering using a nanoscale digital CMOS focal plane readout," *IEEE Trans. on Elec. Devices*, vol. 56, no. 11, pp. 2516-2523, Sept. 2009.
- [2] R. Kuroda et al., "A statistical evaluation of random telegraph noise of in-pixel source follower equivalent surface and buried channel transistors," *IEEE Trans. on Elec. Devices*, vol. 60, no. 10, pp. 3555-3561, Aug. 2013.
- [3] H. Qiu et al., "Impact of random telegraph noise on write stability in Silicon-on-Thin-BOX (SOTB) SRAM cells at low supply voltage in sub-0.4V regime," *VLSI Technology*, June 2015.
- [4] Q. Tang and C. Kim, "Assessing the impact of RTN on logic timing margin using a 32 nm dual ring oscillator array," *IEDM*, Dec. 2015.
- [5] S. Realov and K. Shepard, "Analysis of random telegraph noise in 45-nm CMOS using on-chip characterization system," *IEEE Trans. on Elec. Devices*, vol. 60, no. 5, pp. 1716-1722, May 2013.
- [6] K. Abe et al., "Random telegraph signal statistical analysis using a very large-scale array TEG with 1M MOSFETs," *VLSI Technology*, June 2007.
- [7] A. Yonezawa et al., "The study of time constant analysis in random telegraph noise at the subthreshold voltage region," *IRPS*, April 2013.
- [8] M. Giles et al., "High sigma measurement of random threshold variation in 14nm logic FinFET technology," *VLSI Technology*, June 2015.