


Tests Front-end card Status



- ◆ **Recall of the architecture of the card**
 - Time adjustment , Analog Front-end mezzanine, FPGA and Interfaces, power supply, Clock Tree.
 - Layout of the board.
- ◆ **Recall of the firmware blocks**
 - USB interface module
 - Clock divider and L0 generator module for Lemo outputs
 - Processing ADC data
 - Trigger processing
 - Data storage
 - Test value injection RAM
- ◆ **Preliminary tests**
 - Power supply, download A3PE1500, Rd/wr by USB
- ◆ **Firmware status and tests schedule**

Tests board architecture



Time adjustment and input/output of the board



Analog Front-end mezzanine



FPGA and Interfaces


Time adjustment with delay chip and Input/Output (LEMO)

More information on the clock tree slide !




- 3 Inputs (NIM translator) for A3PE FPGA
- 3 Outputs (NIM translator) for A3PE FPGA
- 1 Input (NIM translator) for AX FPGA
- 1 Output (NIM translator) for AX FPGA
- 1 Input *Ext_Clk* (NIM translator) for A3PE
- 1 Output *Ext_Clk* (NIM translator) for A3PE



Analog Front-end mezzanine



- 8 x {ADC_Data Channel (12b)}
- 8 x {Clk for ADC_Data Channel (LVDS)}
- 2 x Global Clk (LVDS)
- 4 Spare for A3PE
- 4 Spare for AX500
- I2C
- Reset
- Parallel Bus
- AVEE, DVDD, AVCC_1, AVCC_2



FPGA and Interfaces




FPGA and Interfaces

Flash Pro 4 to be used to programming A3PE device


- A3PE1500
- AX500 (socket)
- SPECS and USB Interface through A3PE
- I2C Interface from A3PE to AX
- JTAG download for A3PE
- JTAG for AX : Silicon Explorer

Tests board power supply




- **Lab. Power Supply input (+/- 7V)**
- **10 Radiation tolerance regulators !!**

Tests board Clock Tree




- Each FPGA receive 2 adjustable Clock (LVDS)
- Analog mezzanine receive also 2 adjustable Clock (LVDS)
- Each ADC_Channel receive 1 Clock (LVDS)

Layout of the board



Test FE Board




Recall of the firmware blocks

All Blocks inside A3PE1500 in Verilog language

- ◆ **USB interface module** *(Jihane's code)*
- ◆ **Clock divider and trigger generator module for Lemo outputs**
(according Olivier's code APA300 for CROC)
- ◆ **Processing ADC data** *(according Christophe's code AX250)*
- ◆ ~~Trigger processing~~
- ◆ **Data storage**
- ◆ **Test value injection RAM**

A3PE firmware blocks : USB interface module

- ◆ **USB interface module**
 - **USB Interface standard module**
 - **I2C modules (x4)**




A3PE firmware blocks : Clock divider and trigger generator

◆ Clock divider

- 50 ns to 0.4s (24 bits counter)

◆ Internal Trigger

With this module we can produce trigger (external trigger or software command)



Registers loaded by
USB or SPECS :

$\left\{ \begin{array}{l} T_{delay} \text{ (8bits)} \\ T_{LO} \text{ (16 bits)} \end{array} \right.$

Registers loaded by
USB or SPECS :


$\left\{ \begin{array}{l} N_{dump} \text{ (8bits)} \\ N_{spy} \text{ (8 bits)} \end{array} \right.$

A3PE firmware blocks : data processing

- ◆ Processing ADC data
 - Re-synchronize ADC input
 - Dynamique pedestal subtraction
 - Suppression of low frequency noise
- ◆ ~~Trigger processing~~
 - ~~Convert ADC data to 8 bit~~
 - ~~Sent towards the TRIG-PGA~~

FE_Pga

L0 and trigger data processing part : Module Subtract
4 Clock cycles Input to Output



AX500?

A3PE firmware blocks : RAM


- ◆ **Data storage (output buffer) before readout**
 - 8 x 16 (12 used) x 256
 - Read only by USB (first !)
- ◆ **Test value injection RAM**
 - 8 x 16 (12 used) x 256
 - Use of the RAM test describ in LHCb ECAL/ HCAL Front-End card

There exist different ways to use the RAM test:

- The standard one: the RAM address is increased every 25ns by the clock and the sequence of 256 addresses is initiated by the test-sequence signal, originating in the calibration command of the channel B and enabled by the corresponding status of an I2C register. The sequence ends up after 256 clock cycles.
- A variant with an enable loop bit loaded by I2C. In this case after the sequence initialisation the RAM address counter continues advancing and jumps automatically from address 255 to address 0.
- The L0 mode where the RAM address is incremented upon reception of each L0. The sequence can be terminated at 255 or looped as in case 2.
- Calibration mode where the RAM address is incremented upon reception of test sequence command. In this case by definition the system will loop after address 255.

Preliminary tests

- ◆ **Power supply** ok
 (AVcc_1, AVcc_2, AVee,)
- ◆ **Download A3PE1500**
 - A3P family require FlashPro 3 or 4 (new product !)
 - Problem with FlashPro Consol debug in progress with Actel
 (“failed to load the programming file” {stp files})
- ◆ **Rd / Wr register by USB inside A3P**
 - USB interface Standard simulation ok
 - Used “test_245” by Chafik
 - Tests with 16 and 32 bits Rd/Wr register inside A3PE1500 to do




Status of the firmware blocks

- ◆ **USB interface module** *(in progress Jihane + Olivier)*
- ◆ **Clock divider and trigger generator module for Lemo outputs** *(to adapt from the CROC by Olivier)*
- ◆ **Processing ADC data** *(in progress by Christophe)*
- ◆ **Data storage** *(to do)*
- ◆ **Test value injection RAM** *(to do)*


All Blocks inside A3PE1500 in Verilog language

Tests schedule (optimistic !)




Nbre de PCB

SPARE



Version 1/03/2006

SPARE



SPARE

FE_Pga

L0 and trigger data processing part : Module Subtract
4 Clock cycles Input to Output

