

RF voltage and frequency interlocks

A. Butterworth

MP review 17/6/2010


RF voltage interlock

- Motivation: avoid debunching & abort gap population in the event of a total RF trip
- An interlock based on a measurement of the RF total voltage (vector sum) has been installed in SR4

RF Voltage interlock in SR4

Hardware set-up

- The cavity sum signal is fed to a RF standard power meter board.
- The detected signal is compared to a reference with a level detector.
- The output goes to one of the 8 inputs of the SR4 RF BIC interface.
- The output of the RF BIC interface is applied to the CIBU input for Beam 1 and 2 independently.




Status

- Connected and tested up to CIBU input for both beams.
- Next step activate input on BIC system (need access) and perform validation test.

RF frequency interlock

- Original motivation:
 - Maximum allowed 0.2% energy error in extraction channel due to RF
- Need to:
 - Measure RF frequency
 - compare with some allowed frequency range
 - generate interlock if outside
- Frequency range \sim central $f_{\text{RF}} \pm 200\text{Hz}$
- Would like the measurement point as close as possible to the cavities
 - to detect cable inversion etc.


RF Low-Level system layout (simplified)



RF frequency interlock

- f_{RF} measured using an RF counter module (VTU) in “RF measurement mode” in the Clock Generator VME crate in the UX45 Faraday cage
- Central f_{RF} calculated from SMP energy in a FESA class running

Clock Generator Crate



Clock generation DATA READY

source: status: code: 0

Error message: Successfull 0

INIT

CMM EXIT

BEAM 1

400MHz Return → VTU (Mode VtuB1, RF_MEAS)

From SR4 → Wide band switch (Toggle, Init)

Wide band switch → Clock generator

400MHz → DDS → Clock distribution (Clear Faults, Firmware: 20100329)

Clock distribution → Wide band switch (Toggle, Init)

Wide band switch → Clock generator

PDC delay 1: 1500 [ps]

Clock generator (BEAM 1):

- 20MHz: Pwr [dBm] 1.5
- 40MHz: Pwr [dBm] 1.7
- 80MHz: Pwr [dBm] 2
- 400MHz: Pwr [dBm] 2
- 380MHz: Pwr [dBm] 0
- Frev: Pwr [dBm] 0
- T amb [C]: 27.7
- T cooler [C]: 32.6
- Delta TEC [V]: -2
- resync Tout:
- Ps OK:
- PLL Unlocked:

T Cooler setpoint = 32.5degC
Delta TEC > 0 = "cooling"
Delta TEC < 0 = "heating"

BEAM 2

400MHz Return → VTU (Mode VtuB2, RF_MEAS)

From SR4 → Wide band switch (Toggle, Init)

Wide band switch → Clock generator

400MHz → DDS → Clock distribution (Clear Faults, Firmware: 20100329)

Clock distribution → Wide band switch (Toggle, Init)

Wide band switch → Clock generator


PDC delay 2: 540 [ps]

Clock generator (BEAM 2):

- 20MHz: Pwr [dBm] 1.3
- 40MHz: Pwr [dBm] 2
- 80MHz: Pwr [dBm] 2.7
- 400MHz: Pwr [dBm] 1.8
- 380MHz: Pwr [dBm] -0.5
- Frev: Pwr [dBm] 0
- T amb [C]: 24.8
- T cooler [C]: 32.4
- Delta TEC [V]: -1.3
- resync Tout:
- Ps OK:
- PLL Unlocked:

T Cooler setpoint = 32.5degC
Delta TEC > 0 = "cooling"
Delta TEC < 0 = "heating"

RF frequency interlock in UX45



Hardware set-up

- The “out of bounds” signal is sent to the RF UX45 BIC interface through the Crate Manager and an optical insulation adapter.

Status

- Fully cabled and tested for both beams. The RF BIC interface was enabled for a test by the CCC operator.
- The signal is currently disabled.
- The action of enabling/disabling is accessible only by RF specialist application.

RF frequency interlock issues

- Relies on FESA class updating frequency bounds continuously
- Fail-safe operation: foresee a “watchdog”
 - will generate a beam interlock if FESA task crashes
 - it has been known to crash...
- Run without watchdog?
 - if FESA task crashes at flat bottom, frequency will be in bounds until we start to ramp
 - beam dump... RF very unpopular
- Compromise: sequencer task to check FESA task status before start of ramp?
 - status of VTU Fesa task available in crate master class