

Control and Low Level RF System of the SOLEIL Synchrotron



œ

saclay

M. Diop^a, M. El Ajjouri^a, J. Labelle^a, M. Luong^b, P. Marchand^a, O. Piquet^b, J. Polian^a, <u>F. Ribeiro^a, R. Sreedharan^a</u>

Synchrotron SOLEIL^a and CEA Saclay^b,

ABSTRACT

In the SOLEIL storage ring, two cryomodules, each containing a pair of 352 MHz superconducting cavities, will provide the maximum power of 600 kW, required at the nominal energy of 2.75 GeV with the full beam current of 500 mA and all the insertion devices. They will be supplied with liquid helium from a single cryogenic plant and each of the four cavities will be powered with a 190 kW solid state amplifier consisting in a combination of 315 W elementary modules (about 700 modules per amplifier). The low level electronic system that will be used in the first phase consists in "slow" amplitude, phase and frequency loops, complemented with a direct RF feedback. A fast digital, FPGA-based, I/Q feedback is currently under development, that should be implemented later on. The control of the whole system is insured by several PLCs and a µcontroller, which monitors the amplifier parameters through a multiplexing system. The PLCs are linked to the SOLEIL TANGO framework via Ethernet. The control and low level RF system is described and the first operational/experimental results are reported in this paper.



Control & Low level for the RF Storage Ring



RF Amplifier & Cavities for the Storage Ring

190 kW Solid State Amplifier







Low Level RF components

Digital IQ Control Loop

The HERON IO2 module has been selected for our application. The main reason of this choice is the short latency time between the input and output signals, due to the Virtex II performance. The architecture and main component characteristics of this module are described in figure 1. It works in stand-alone mode.

In order to study the behaviour of the program with time constraints, ISE (Integrated Software Environment) tools are used to simulate our application. The loading of the FPGA (Field -Programmable Gate Array) boot program into the PROM is quite fast and easy.



IQ Demodulato Signal ref Heron IO2V2 board S<mark>ignal RF</mark> **ADC Clk Clock** generation HERON-IO2 FPGA module with 2 channels of 12bit 125Mhz A/D Figure 2 HEBON-IO2V has Xilinx Virtex II FPGA with 1M dates HER The IQ demodulator and the clock generator with DCM (Digital Clock Manager) have already FPGA configuration downloaded using the HERON Serial Bus. been tested. The PI (Proportional - Integrate) are realised with a FIR (Finite Impulse) Response) filter, provided by XILINX (Intellectual Property). The results of simulations are • Two 125MSPS 12 bit A/Ds connected to the FPGA • Two 125MSPS 14 bit D/As connected to the FPGA illustrated in figures 3 to 5. High analog signal bandwidth of 500Mhz in and 145Mhz out. Currently under tests : • The "IQ to A & φ " function transforms from polar to cartesian coordinates. Several serial I/O options possible -- configured by the FPGA Connects to all of the HERON FIFOs, UMI and module ID signals • The phase and amplitude reference signals are input through RS232, the IP of which is provided with the module.







The first SR "50 kW Tower" under test D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 2.3 0.0 2.6 0.0 2.2 0.0 2.6 0.0 2.4 0.0 2.4 0.0 2.4 0.0 2.4 0.0 2.6 0.0 2.2 0.0 2.4 0.0 2.3 0.0 P

	2.5	0.0	2.4	0.0	2.6	0.0	2.5	0.0	2.4	0.0	2.4	0.0	2.4	0.0	2.4	0.0	2.2	0.0	2.2	0.0	Pi/
	8.9	9.1	9.2	9.2	9.4	9.5	9.0	9.2	9.4	9.4	9.1	9.4	8.9	9.1	9.3	9.5	9.4	9.6	9.2	9.5	8
	9.1	9.1	9.2	9.3	9.0	9.3	9.0	9.1	9.2	9.2	9.2	9.3	9.3	9.5	9.2	9.4	9.0	9.2	9.2	9.3	7
de cucle (s)	8.7	9.0	9.3	9.1	8.9	9.2	9.3	9.1	9.5	9.4	9.1	9.4	9.0	9.1	9.4	9.5	9.1	9.1	9.2	9.2	6
	9.1	9.1	9.2	9.3	9.2	9.2	9.2	9.1	8.9	8.9	9.2	9.2	9.2	9.1	9.2	9.3	9.1	9.2	9.5	9.6	5
00	9.0	9.3	8.9	9.0	9.0	9.2	9.1	9.3	8.9	9.2	9.0	9.1	9.1	9.3	9.3	9.4	9.1	9.4	8.9	9.2	4
RT RS232	8.9	8.9	9.2	9.3	9.0	9.1	9.1	9.1	9.1	9.0	9.2	9.3	8.9	9.2	9.3	9.3	9.1	9.2	9.3	9.3	3
	8.9	9.1	8.8	9.3	9.2	9.1	9.2	9.2	9.2	9.3	9.1	9.2	8.9	9.2	9.6	9.5	9.0	9.3	9.0	9.0	2
UISITIUN	9.0	9.1	9.2	9.4	9.4	9.3	9.2	9.3	9.2	9.4	9.0	9.0	9.1	9.1	9.2	9.3	9.1	9.4	9.2	9.3	1
ON	7.2	7.1	0.0	0.1	6.9	7.1	0.1	0.0	7.3	7.3	0.0	0.0	7.2	7.3	0.0	0.0	7.6	7.7	0.0	0.0	0
	₽ On/Off		□ On/Off		🔽 On/Off		C On/Off		₩ On/Off		□ On/Off		₩ On/Off		C On/Off		☑ On/Off		□ On/Off		Préar
S ALARME	Pi	T =	48.0	0 k\	N		PiMax = 2.60 kW D2						PrMax = 0.00 kW D3								
D. D. O.M.O	PT	1 -	0.00	KW			PIMIII = 2.20 k/w D3						PTWIII = 0.00 KW D1								
U PI(KW)	Pd	c = 8	84.2	8 kV	V		IMax = 9.60 A D8						IMin = 6.80 A D1								
						-			1		_	_		_							
					A 1974 A 1								the state of the state								

"50 kW tower" control display (transistor currents, Pi & Pr)



Summary and Conclusions

The RF plant of the Booster, a 5-cell Cu cavity powered by a 35 kW solid state amplifier with the associated Control and Low Level RF ("slow" analogue

Low Pass FIR Filter Simulation (Fc = 5MHz)

FPGA Architecture Design

Micro-controller &

Analog feedback

DAC Clk



DCM (Digital Clock Manager) The FPGA, ADCs and DACs must be synchronized with the machine clock. The DCM does not introduce any delay and it provides synchronized clock signals to those components. Once the DCM is locked, the output clocks are extremely accurate



amplitude, phase & frequency loops), is fully operational and currently in use for the **Booster** commissioning.

In the Storage Ring, the power is transferred to the beam by means of two cryomodules, each containing a pair of superconducting cavities; the four cavities are individually powered with a 190 kW solid state amplifier. For starting, the control and LLRF of each plant will be basically the same as the Booster one, but complemented with a fast direct feedback for insuring the stability up to the full beam current of 500 mA.

In parallel, we are developing in collaboration with CEA, a fast digital FPGAbased feedback with IQ modulator and demodulator. Later on, it will replace the initial fully analog version.

Results of simulation show that both, the direct feedback and digital IQ systems, allow to operate with a comfortable stability margin up to the maximum beam loading conditions ("Modelling and Simulation of the RF System for SOLEIL Synchrotron", poster presented at this conference).