

# A Zero Suppression Micro-Circuit for Binary Readout **CMOS Pixel Sensors**

A. Himmi<sup>1</sup>, G. Dozière<sup>1</sup>, O. Torheim<sup>1,2</sup>, Ch. Hu-Guo<sup>1</sup>, M. Winter<sup>1</sup>

- 1- Institut Pluridisciplinaire Hubert Curien, 23 rue du Loess, 67037 Strasbourg, France
- 2- Dept. of Physics and Technology, University of Bergen, Norway

Contact: Abdelkader.Himmi@ires.in2p3.fr

The EUDET-JRA1 beam telescope and the STAR vertex detector upgrade will be equipped with CMOS pixel sensors (MAPS) allowing to provide high density tracking adapted to intense particle beams. The EUDET sensor Mimosa26, is designed and fabricated in a CMOS-0.35µm Opto process. Its architecture is based on a matrix of 1152 x 576 pixels, 1152 column-level analogue-to-digital conversion by discriminators and a zero suppression circuitry. This poster focused on the data sparsification architecture, allowing a data compression factor ranging from 10 to 1000, depending on the hit density per frame. It will be extended to the final sensor for the STAR upgrade. (das) Pixel array : 576x1152 pixels Readout row by row. The row is divided into 18 groups Analog to digital conversion at the bottom of each column (Discriminator or ADC)

Zero suppression algorithm : Memory which stores hits

1st step

2nd step

10 11 address of the 1st pixel Row i 1st pixel+ 2 bits code ▶ The state format: column address of the first hit pixel, followed by 2 bits encoding the number o contiguous pixels in the group delivering a signal above threshold.


A maximum number of 4 contiguous pixels is accounted for.


3<sup>rd</sup> step

### Readout Chain: Hit finding algorithm

### 1st step: Sparse data scan

- Zero suppression is based on row by row sparse data scan readout and organized in pipeline mode in three steps
- ▶ Based on a sparse data scan algorithm to find hit pixels (discriminator output = "1")→ Up to 4 contiguous pixel signal above threshold will be encoded in a 2 bits state word following by address of the 1" pixel
- Find up to N (=6) states with column addresses per bank






# Bloc B17 [7:0] Status 19-0

### 2<sup>nd</sup> step: States Multiplexer

- ▶ States Multiplexer reads out the outcomes of the 1st step in 18 banks and keep up to M (=9)
- 2 identicals modules (MUX 6 x 9 → 9) which extract each one 9 states and 1 status for half row
- 1 module (MUX 2 x 9 → 9) which retains 9 states and a states from these 2 modules
- ▶ Mux6x9To9 algorithm read 9 hits states at maximum in 3 steps



- § 1 overflow bit

### **Test Sensor with Integrated Zero Suppression**

MIMOSA26 Layout: 1st Sensor with Integrated Zero Suppression



All parameters are set via JTAG interface using graphic user interface

▶The ASIC includes an embedded structure of

It generates internally a matrix constituted of 278x2 lines pattern (input data)


The architecture can be tested entirely or by blocks The platform NXI National Instruments reads the output data stream at 160 Mbits/s.

► Results: All the features of this architecture were tested successfully: Secoding of the hit: location and geometry.


Limits of the data compression system.

## 3<sup>rd</sup> step: Memory management

- ▶ Store the outcomes of the 2<sup>nd</sup> step to a memory
- Memory is composed of 2 IP's buffers (4 SRAM: 600 x 16 bits each) to ensure the continuous read-out
- During the current frame, the writing mode uses 2 SRAM's and the reading mode works with 2 others SRAM's
- During the next frame, the 2 modes (reading/writing) are



- ► Serial transmission by LVDS data output at 80 MHz



### Data generated by Mimosa26


▶ Header ► Frame counte

→ 16 bits / output → 16 bits / output

→ 16 bits / output

→ 16 bits / output

ıt · 9216 bits = 576 W16 = 1152 W



- - ► Status/Line word
    - Address of line
    - Number of States ( 9 Max, overflow flag if > 9 )
  - States list − One state = consecutive pixels at 1 in the line ▶ Column address of the first pixel at 1

  - Number of pixels at 1





Digital Readout Layout

SUZE-01: Zero Suppression circuit (2007) ▶ Purpose: reduce the raw data flow of MAPS