

GBLD



A 5 Gb/s Radiation Tolerant Laser Driver in CMOS 0.13 μm technology

L. Amaral^a, B. Checcucci^b, S. Da Silva^a, G. Mazza^c,
S. Meroli^b, P. Moreira^a, A. Rivetti^c, J. Troska^a, K. Wyllie^a

^a *CERN, Geneva, Switzerland*

^b *INFN sez. di Perugia, Italy*

^c *INFN sez. di Torino, Italy*

Outline



- * The GBT project
- * The GBLD laser driver
- * Modulator architecture
- * Test results
- * Conclusions

Outline



- ➔ The GBT project
- * The GBLD laser driver
- * Modulator architecture
- * Test results
- * Conclusions

GBT Chipset



Radiation tolerant chipset :

- * GBTIA : Transimpedance optical receiver
- * GBLD : Laser driver
- * GBTx : Data and Timing Transceiver
- * GBT-SCA : Slow control ASIC

Target Applications :

- * Data readout
- * TTC
- * Slow control and monitoring links


Supports :

- * Bidirectional data transmission
- * Bandwidth :
 - Line rate : 4.8 Gb/s
 - Effective : 3.36 Gb/s

Radiation Tolerance :

- * Total dose
- * Single Event Upset

GBT architecture



Outline



- * The GBT project
- The GBLD laser driver
- * Modulator architecture
- * Test results
- * Conclusions

GBLD specifications




- * Max bit rate : 5 Gb/s
- * Possibility to drive both edge emitting lasers and VCSELs
- * Differential and single ended driving
- * Modulation current : 2÷24 mA
- * Bias current : 2÷43 mA
- * Pre-emphasis/de-emphasis current : 0÷12 mA
- * Independently programmable rising and falling edge pre/de-emphasis
- * I²C digital control with SEU protection

Challenging items



- * EE lasers $I_{ON} \sim$ tens of mA, $R_D \sim \Omega$
- * VCSEL $I_{ON} \sim$ mA, $R_D \sim$ tens of Ω
- * Big devices needed to drive high currents
 - big parasitic capacitance
- * 2.5 V power supply needed for proper laser bias
- * Commercial transceivers normally :
 - are based on (SiGe) BiCMOS technology
 - address only one type of lasers

GBT block diagram




- * Two drivers architecture
- * Same driving signal
- * Same control DAC
- * Range 1 : one driver - 2÷12 mA and 50 Ω termination
- * Range 2 : two drivers in parallel - 4÷24 mA and 25 Ω termination

Outline




- * The GBT project
- * The GBLD laser driver
- ➔ Modulator architecture
- * Test results
- * Conclusions


Modulator scheme




Output drivers



Pre/de-emphasis - 1




Pre/de-emphasis - 2




*differential
AND gate*

*Pre/de emphasis
output driver*




SEU protection



- * Triple modular redundancy with self correction
- * I²C clock is not continuous → asynchronous circuit required
- * A clock rising edge is generated when :
 - i. a corrupted bit is detected,
and
 - ii. there is no load signal
- * Once the bit is corrected, the clock signal is automatically cleared

Chip layout




- * CMOS 0.13 μm technology
- * 6+2 metal layers
- * Area : $2 \times 2 \text{ mm}^2$
- * 2 power supplies : 1.5 V and 2.5 V
- * Power consumption : max 460 mW
- * $\sim 750 \text{ pF}$ filter capacitor/supply
- * Package : QFN28 $5 \times 5 \text{ mm}^2$

Outline




- * The GBT project
- * The GBLD laser driver
- * Modulator architecture
- ➔ Test results
- * Conclusions

Eye diagram




@ 2.4 Gb/s




@ 4.8 Gb/s

Rise/fall time




Predriver biased at :
6 mA (blue)
10 mA (green)
14 mA (red)




@ 5 Gb/s


Jitter



Input range




DACs linearity






$$I_{MOD} = 0.142 \times M + 1.9 \text{ [mA]}$$

$$I_{BIAS} = 0.158 \times M + 1.8 \text{ [mA]}$$






A






4.8 Gb/s

B




4.8 Gb/s

A+B



4.8 Gb/s

Test with VCSEL



Conclusions



- * A 5 Gb/s laser driver in CMOS 0.13 μm technology has been designed and tested.
- * The prototype is functional but does not have enough bandwidth - 5 Gb/s operation possible only with max pre-emphasis
- * Performances not yet acceptable...
...but not so far from specs.
- * Problems in parasitic capacitance evaluation and layout symmetry have been recognized.
- * A new version submission is planned for November 2009