



# Electronics front-end systems for High Energy Physics

Jorgen Christiansen - CERN



# Outline



- o Historical evolvement
- o Amplifying detector signals
- o Connecting to detectors
- o Readout architectures
  - o Analog/digital
  - o Data buffering
  - o Triggered
  - o Zero-suppression and data compression
  - o Synchronous/asynchronous readout
- o Detector types and particularities of their electronics
- o Control and Readout links
- o Radiation effects
- o Powering and cooling
- o Some LHC examples
- o Outlook for the future





# Sources of information









- Previous summer student lectures by C. la Taille:  
<http://indico.cern.ch/conferenceDisplay.py?confId=a062747>
  - Has more emphasis on the critical analog part
- CERN technical training ELEC 2005:  
<http://humanresources.web.cern.ch/humanresources/external/training/tech/special/ELEC2005.asp>
  - Analog, digital, VLSI, power, EMC, tracking, Calorimeter, etc.
- LEB/LECC/TWEPP workshops from last 10 years:  
<http://lhc-electronics-workshop.web.cern.ch/LHC-electronics-workshop/>
  - Lots of presentations and papers available here covering LHC electronics and other
- Common ATLAS CMS electronics workshop 2007:  
<http://indico.cern.ch/conferenceTimeTable.py?confId=10010>
- Web pages from the four LHC experiments
- Diverse information on the web (finding it thanks to Google)
- Many of my CERN, LHCb and other HEP colleagues
  
- No names given, none forgotten
  
- I have borrowed/stolen left and right so nearly nothing of what is shown actually comes from me.  
(hope nobody will sue me)



- o Electronics has been the enabling technology that has allowed the development of modern HEP detectors.
- o First particle detectors relied on direct eye observation (and films)
  - o Phosphorus screen, cloud chamber, Bubble chamber, Spark chamber
- o The use of electronics has allowed the development of a large multitude of detector types
  - o Scintillators with PM or APD's, gas detectors, liquid detectors (liquid Argon), solid state (silicon), ,






- Use of basic amplifiers with analog oscilloscope displays
- Use of modular electronics with digital computer interfaces
- Use of discrete front-end electronics within detector
- Use of highly integrated custom front-end electronics with digital signal processing and massive high speed connections to large computer farms (also electronics)




- Detector generates basic signal (charge) from ionization in gas, liquid or solid state (or photo electrons) with detector "gain" in some cases (gas, PM)
- The detector can from an electronics point of view be considered as a simple capacitor (with some possible leakage and a simple HV biasing circuit).
  - Induced signal modeled as current source
- The signal shape (charge collection) depends on the details of the detector
  - Normally relatively fast rising edge
  - May possible have a slow tail (ion tail in gas detectors)
- Typical signal is a few femto coulombs (e.g.  $22ke=4fC$  in 300um silicon detector)
- In an open detector with 10pf capacitance this gives a voltage buildup of only few hundred uV
- There are in most cases also significant capacitive coupling to neighbor detector channels



- Traversing particles may deposit randomly different signals in tracking detectors
  - Landau distribution for silicon detectors with a given "minimum" MIP (minimum ionizing particle:  $\sim 20ke$  in 300um silicon)
- Signal may consist of multiple sub-pulses for one particle
  - Drift tubes with clusters originating from individual primary ionizations in gas
  - One would like to detect first cluster or "merge" all into one signal with "constant" shape
- Measurement of energy (calorimeters)
  - Measurements over large linear range with high resolution




- o Pre-amplifier interfacing to detector
- o Additional gain stages if needed.
- o Shaping - filtering
- o Further treatment






# Typical LHC front-end


- o 40MHz sampling rate
- o Triggered at few kHz - 1MHz rate
- o Constant latency buffer of a few us (few hundred samples at 40MHz)
- o On-detector:
  - o Analog front-end
  - o Extraction of data for trigger
  - o Latency buffer
  - o Readout via optical links (many)
  - o Timing and trigger control
  - o Controls and monitor interface
  - o Difficulties: radiation, space, cooling, access, magnetic fields
- o Off-detector:
  - o Trigger systems
  - o DAQ interface
  - o Global readout and trigger control
- o Digitization: **on-detector** or off-detector







- o **Detector signal must be amplified to allow further processing and readout**
  - o Optimal interface to detector
  - o Minimize noise
  - o Minimal coupling to neighboring channels - crosstalk
  - o Sufficient gain and linearity
  - o Sufficiently fast according to the particle rate in a given experiment (pile-up, spill-over)
  - o Drive next stages of analog processing
  - o Allow extraction of important parameters: amplitude and/or time
- o **With a high impedance amplifier the voltage will build up until detector capacitance discharged**
  - o Some external circuit must discharge (switch)
  - o Gain depends on detector capacitance and parasitic capacitances:  $V = Q / (C_d + C_p)$ , gain =  $1 / C_{tot}$  (amplifier capacitance included in  $C_p$ )
  - o Voltage buildup will give large crosstalk on neighboring channels
- o **"Medium impedance" amplifier will still have low gain with dependency on parasitic's and crosstalk to neighbor cells**
- o **With a low impedance amplifier the detector capacitor is continuously discharged and the amplifier must extract/amplify the discharge current.**
  - o We must find a "short circuiting" amplifier that still gives some output with a good gain in respect to discharged current
  - o No dependence on detector and parasitic capacitances !
  - o No crosstalk to neighboring channels





- o Charge integrator used to integrate collected charge on virtually "short-circuited" detector capacitance:  
 $V_{out} = -1/C_f \int I_{in}(t) dt$ , Gain =  $-1/C_f$
- o Gain of this only depends on charge integration capacitor  $C_f$  and not on capacitance of detector
  - o Makes gain independent of detector and parasitic capacitor variations
  - o Detector capacitance though have direct effects in practice on noise of circuit and the effective speed
- o Output voltage continuously integrates detector current which implies forever increasing output voltage with multiple hits (same problem as we had before but now on feedback capacitor and not on detector)
  - o Switch to discharge integration capacitor
    - o An appropriate moment for this needed (low rate detectors)
    - o Double integrator with one integrating when the other is being reset
  - o Continuous discharge via resistor (integrator baseline restoration)
    - o Must be adapted to hit rate (occupancy in time)
    - o Frequency response of this can be compensated for in following filtering with what is called "Pole - zero cancellation"
- o Large majority of pre-amplifiers for HEP made like this.



Ideal operational amplifier




- o Assume simple amplifier with  $G_0$  low frequency gain and dominating pole at  $\omega_0$   
 $G(\omega) = G_0 / (1 + j \omega / \omega_0)$
- o Small loss in gain:  $C_d / G_0 C_f$  (normally insignificant)
- o Finite rise time because of gain reduction at high frequencies:  $\tau = C_d / C_f * 1 / G_0 \omega_0$ 
  - o Rise time slower with larger detector capacitance.
  - o Rise time slower with smaller gain-bandwidth product
  - o Faster with large  $C_f$  (but smaller gain)
- o Input impedance
  - o Ideally: 0 ohm, Detector instantaneous discharged
  - o Real:  $Z_{in} = 1 / j\omega G_0 C_f + 1 / G_0 \omega_0 C_f$   
 Capacitive term:  $G_0 * C_f \gg C_d$ ,  
 Resistive term that together with detector capacitance (incl. parasitic and amplifier capacitances) determines effective time constant of input circuit.
    - o Example:  $C_d = 10 \text{ pf}$ ,  $C_f = 0.1 \text{ pf}$  (preamp gain 100),  $G_0 \omega_0 = 10^9 \text{ rad/s}$   
 $\tau_{in} = C_d / C_f * 1 / G_0 \omega_0 = 10^{-7} \text{ s} = 100 \text{ ns}$



# Minimizing crosstalk

- o Crosstalk effects increasingly important as channel densities in modern detectors constantly increasing.
  - o In fine grain pixel detectors capacitance to neighbor pixels gives a significant contribution
- o Effective input time constant has effects for crosstalk as deposited detector charge not instantaneously discharged to ground.
- o Coupling capacitance differentiates voltage seen on detector terminal until charge integrator has managed to remove this
  - o Detectors with slow intrinsic charge collection (compared to effective speed of charge integrator) will have limited cross talk to neighbors
  - o Detectors faster than input time constant will transfer charge proportional to capacitive charge division  $C_x/C_{tot}$



## 0 Noise of random nature

- 0 Characterized in terms of noise power within a given frequency band

- 0 When adding noise sources of random nature they must always be added in square (assuming they are fully uncorrelated)

$$V_{\text{tot}}^2 = V_1^2 + V_2^2 + V_3^2 + \dots$$

## 0 Thermal noise from conductors/resistance

- 0 Random thermal excited vibrations of charge carriers in conductor

- 0 White noise spectrum (proportional to frequency band)

- 0 Noise power  $\langle v^2 \rangle = 4KTR\Delta f$

- 0 K Boltzmann constant:  $1.383 \cdot 10^{-23} \text{ VC/K}$

- 0 100ohm, 100MHz bandwidth:  $12.8 \text{ uV}_{\text{rms}}$

- 0 1Mohm, 100MHz bandwidth  $1.28\text{mV res}$  (larger than most detector signals)

## 0 Shot noise

- 0 Carrier transportation across semiconductor junctions (diodes and bipolar transistors). Proportional to current

- 0 White noise

- 0 White noise





- 0 Noise power:  $\langle i^2 \rangle = 2eI\Delta f$

## 0 1/F noise (Flicker noise)





- 0 Constant noise power in each decade 1-10, 10-100, 100-1000, ,

- 0 Noise power:  $\langle v^2 \rangle = A/f^\alpha * \Delta f$

- 0 Present in MOS devices





- o The total noise will depend on the effective bandwidth of the circuit
  - o Shaping/filtering
- o Minimize bandwidth to what is really needed
  - o Worth to sacrifice a part of the signal to decrease noise
  - o What counts is Signal/Noise Ratio (SNR)
- o Determined by bandwidth of interest in detector signal
  - o Speed of detector itself
  - o Time separation of hits from consecutive collisions
  - o Need for time information (e.g. drift time)




# Simple question, but complicated optimization


- o Needs good time precision  $\sim 100\text{ps}$  (e.g. TOF)
  - o Do I need a  $\sim 10\text{GHz}$  bandwidth ?
    - o Obviously not but what is best choice ?
- o Lower bandwidth in front-end amplifier gives lower noise but slower signal gives bad time resolution
  - o Lower slew-rate of signal makes the discrimination more sensitive to noise
- o High bandwidth gives fast signal to discriminator but also more noise in signal
- o As usual, best choice is a non obvious compromise taking into account many factors
  - o Detector signal itself and its bandwidth
    - o One obviously needs to use a detector with an intrinsic fast response
  - o Noise and speed characteristics of technology used to make analog front-end: Bipolar or MOS or GaAs
  - o Allowed power consumption (often constrained)
  - o Amplitude dependency must also be compensated for (see later)



- o Many circuit elements in modern analog front-ends
  - o Capacitors and inductors noise free (except from parasitic resistance)
  - o Resistors and active elements (bipolar/MOS) are the intrinsic noise sources
  - o The first stage amplification dominant from point of view of noise sources. Following shaping determining for effective bandwidth
- o How to **estimate** noise level of circuit
  - o Hand calculations of input stage with basic noise figures for resistors and active elements.
  - o Noise simulations in Spice simulator based on noise models from technology supplier
- o **Measurements** on final circuit




- Total contribution of all the different noise sources within the analog circuit can be referred to the input as two input noise sources



- $e_n$ : Series noise  
(total noise if amplifier input shorted to ground)  
Dominating at high frequency
- $i_n$ : Parallel noise  
(total noise if amplifier input left open)  
Dominating at low frequency

- Total effective noise depends on


- The bandwidth of the following filtering/shaping
  - An optimized shaping/filtering can be made according to detector capacitance
- The basic coupling to the detector
- Detector capacitance
  - zero capacitance: only parallel noise
  - Series noise increases with detector capacitance
- High voltage biasing network (resistor)



- Extracting the Equivalent Noise Charge (ENC) for a given detector capacitance






- In practice Equivalent Noise Charge  

$$ENC = ENC_0 + ENC_{slope} * C_d$$



## o For CMOS preamplifier

- o Large MOS input transistor:  $W/L$  and Large biasing current:  $I_{DS}$  (Limited by acceptable power)
- o MOS gate is a significant capacitive load:  $C_{ox}WL$ .  
Minimized noise when:  $C_{gate} \approx C_{det}/3$
- o PMOS has less  $1/f$  noise so normally favored as input transistor
- o A given detector capacitance has an optimum shaping time for minimal noise



ENC dependence to the shaping time



o In practice the detector must be connected to a High Voltage (HV) biasing source (few hundred volts to several kV)

o Resistive connection to HV with some local filtering

- o Resistor must be small enough to supply required leakage + particle induced currents with small voltage drop
- o Resistor should be made as large as possible to reduce noise

o AC coupling may be needed because of the HV biasing of the detector

- o Must stand high voltage (reliability)
- o Capacitance chosen sufficiently high that it does not have major impact on signal to preamplifier.



ENC dependence to the parallel resistance at the input




## o Critical coupling between detector and its electronics

### o Typical problem of coupling from outputs of FE chips to the very sensitive inputs

- o Oscillators are not so difficult to make !.
- o Prevent output ground currents to be injected into input ground
- o Use differential signals (no ground/power current changes)



### o "Religious question": One common ground or separate analog/digital grounds

- o For sure do not feed power/ground to noisy digital logic via sensitive analog front-end. Coupling via common impedance.



## o Power supply noise

- o Power supply noise rejection for analog front-end
  - o Analog FE can be very sensitive to any power supply noise
  - o Separation of analog and digital power domains
  - o Good local decoupling required
- o HV connects directly to detector and local HV filtering and shielding is critical
- o Differential mode and common mode components
  - o Common mode component often badly defined/specified/understood/etc
- o Use of floating power supplies to prevent forcing high return currents into global grounding of experiment and its electronics
- o Often a general confusion about power return and ground



## o Crosstalk from other sources

### o Neighbor channels

- o Minimized with charge integration readout
- o Can in some cases be compensated for if amplitude information for all channels available.  
In many cases impossible to distinguish from charge sharing from hit between neighboring channels  
(actually gives information on location of hit)



### o Regular sources: Clocking

- o Synchronous noise - constant pedestal (OK)
- o Even OK for binary detectors as threshold just needs to be adapted

### o Non regular "internal" sources: Trigger, Readout, etc.



- o Non constant pedestal  
E.g. dependency of previous trigger/readout (NOT OK)
- o Can be common across a group of channels (common mode) so it can be calculated on a event by event basis. Simple digital processing if all channels readout with amplitude information. Does not work for binary !.
- o Some readout chips (e.g. LHCb BEETLE tracker chip) even have a dummy reference channel used to subtract common mode from all channels on same chip.

### o External sources (unpredictable) but may again be corrected for as common mode across group of channels



# Common mode suppression



- o Suppression of systematic noise sources from a non perfect system
- o Fixed pedestal or dynamic pedestal follower per channel
- o Systematic effect across channels in same event
  - o Typically per front-end chip or front-end module
- o The "shape" of the systematic effect must be known in advance
  - o Proportional to detector capacitance (if varying across channels)
  - o Proportional to distance to a given noise source (beam for a vertex detector)
- o Channels with active hits must somehow be exclude from the calculation of the common mode
  - o Iterative processing with simple thresholding
- o This only works if one has access to full analog information from all channels in same event
  - o Must be done before zero-suppression is performed



And then do it again with detected hits removed from common mode calculation



## o Shielding - Grounding - EMC

- o This is a critical and far from easy aspect of large scale systems
- o Faraday cage shielding of whole detector and front-end electronics.
- o Use of differential and optical signals when ever possible
- o Twisted pairs when ever possible to minimize noise pickup and noise generation (also for power)
- o Grounding non trivial and there are different "religions"
  - o No ground loops - tree structure  
(In practice impossible and badly made will be very problematic)
  - o Meshed with lost of non critical ground loops to neutralize noise effects from ground currents in sensitive circuits





## o Differential architectures

- o Can reject many of these system noise components but will typically have slightly higher intrinsic electronics noise in pre-amplifier (e.g.  $2^{\frac{1}{2}}$ )
- o Detectors them selves are though intrinsically single ended with detector ground being the reference terminal
  - o Unused dummy differential input should see same impedance (e.g. detector capacitance) and same coupling as real detector input (e.g. HV biasing) to improve differential immunity, but this will increase serial noise from pre-amp





- o Widening of pedestal distribution in final system with unfortunate PS in ATLAS tile cal
- o Caused by HF common mode noise from power supply and front-end not sufficiently immune.
- o Simple power supply filtering resolved the problem
  - o But this only after a significant time needed to understand and correctly measure the cause.
  - o Common mode noise measurements needs specific equipment
    - o Common mode probes (pick up coils) and spectrum analyzer



# Detector shielding

- o Induced charge by an electric field  $E$  in an area  $A$ :  $Q = \epsilon E A$ 
  - o  $E = 1 \text{ V/m}$
  - o Silicon strip  $A = 100 \times 0.1\text{mm} = 10 \text{ mm}^2$ 
    - o  $Q = 0.09 \text{ fC}$  or  $560 e^-$
    - o Signal:  $20ke$ , noise:  $\sim 1000e$
  - o Wire chamber  $A = 3\text{m} \times 4 \text{ cm} = 1200 \text{ cm}^2$ 
    - o  $Q = 1000 \text{ fC}$
    - o Threshold for good timing and good detection efficiency: few fC
  - o This obviously ignores frequency characteristics of the electrical field and the filtering/shaping used in the analog front-end
- o Faraday cage shielding from the environment (or neighbors or even noisy parts of ones own sub-system) needed



## o Compromise between



- o Noise minimization
- o Speed - pileup
- o Baseline restoration
- o Particularities: Ion tail cancellation, etc.

## o Typical use of CR-RC<sup>n</sup> shaping

- o High pass followed by a series of low pass filters
  - o Higher n gives quicker baseline restoration for same peaking time
- o Pole-zero cancellation of discharging resistor in integrator
- o Vital to minimize noise from pre-amplifier.
- o Noise contribution from shaping itself normally insignificant.




## o Increasing use of digital filtering but analog shaping must assure that expensive ADC used efficient.

- o Minimize pileup to prevent using significant dynamic range of ADC for this
- o Assure that no frequency components above  $f_{\text{sample}}/2$
- o For binary readout the analog shaping before discrimination must obviously be quite efficient to allow high counting rates





## o Ion-tail for gas detectors

- o Slow drift of ion "tail" as getting away from high electrical field region ( $\mu\text{s}$ )
- o For high rate applications this must be filtered to limit pile-up
- o Ion tail can approximatively be cancelled by a linear filter with different time constants
- o For detectors with continuous digitization this can be done very efficiently by digital filters (e.g. ALICE TPC see later)
- o Non linear baseline restorer often needed in addition for binary detectors as they are very sensitive to any baseline shifts (e.g. muon detectors based on drift tubes or wire chambers)




- IC technologies can have significant parameter variations of capacitances, resistors and gm of MOS transistors
  - Chip to chip on same wafer
  - Wafer to wafer in same lot
  - Lot to lot variations
  - Also significant temperature dependence (especially MOS gm)
- Within the IC the relative differences can be made quite small (matching)
  - Special layout tricks to get this: Orientation, same "environment", centroid layout.
  - ADC's heavily relying on this
- For analog circuits this will give variations from chip to chip of gain, shaping, etc.
  - Total gain depends on many different components and parameters: Monte Carlo simulations of total effects of this
  - For detectors making precise amplitude measurements (calorimeters) built in calibration systems required that must be run at regular intervals.
- For digital circuits this is not critical (except defining maximum working frequency)




## o Alternative to analog filters


- o Based on capacitors, switches and summations
- o Works with analog sampled data (not digitized)
- o Filter characteristics based on circuit topology and matching of capacitors (normally very good within same chip)
- o In combination with double correlated sampling many imperfections and common mode effects in circuits can be compensated for
- o CMOS is the perfect technology for this as it has good analog switches and high input impedance amplifiers
- o Normally used for limited frequency filters: up to few MHz





- o Similar to switched capacitor and using same basic algorithms for their design and optimization
  - o For continuously sampled analog data
  - o For nonlinear processing this does not apply
- o Needs: delays (clocked registers), additions, multiplications
- o Needs **ADC**
- o No additional noise
  - o But may have rounding effects depending on effective bit width used in processing (integer versus float)
- o Filters can be made highly programmable and can therefore be much better optimized for final needs.
- o Availability of filtering types that are not possible with normal analog filters
- o Welcome to a world with its own language: Z transform, FIR, IIR, Canonic, recursive, feed forward/backward, FFT, butterfly, etc.



- After proper amplification and shaping the signals must at some point be converted into the digital domain to allow final readout to DAQ system
- Analog readout
  - Analog buffering with digitization done after buffer or after analog transmission off detector (at DAQ interface)
- Analog buffer with digital readout
- Digital readout
  - Information digitized after shaping and all further processing done digital
- Binary: discriminator right after shaping
  - Binary tracking
  - Drift time measurement with following TDC





- o There is clearly a tendency to go digital as early as possible
  - o This is extensively done in consumer goods (but they only have one channel)
- o The "cost" of the ADC determines which architecture is chosen
  - o Strongly depends on speed and resolution
- o Cost is here
  - o Power consumption
  - o Silicon area
  - o Availability of radiation hard ADC
- o Input frequencies must be limited to  $\max F_s/2$ .
  - o Otherwise this will fold in as additional noise.
- o High resolution ADC also needs low jitter clock to maintain effective resolution




## Flash

- o A discriminator for each of the  $2^n$  codes
- o New sample every clock cycle
- o Fast, large, lots of power, limited to  $\sim 8$  bits
- o Can be split into two sub-ranging Flash  
 $2 \times 2^{n/2}$  discriminators: e.g. 16 instead of 256 plus DAC
  - o Needs sample and hold during the two stage conversion process



## Ramp

- o Linear analog ramp and count clock cycles
- o Takes  $2^n$  clock cycles
- o Slow, small, low power, can be made with large resolution







## 0 Successive approximation

- 0 Binary search via a DAC and single discriminator
- 0 Takes  $n$  clock cycles
- 0 Relatively slow, small, low power, medium to large resolution

## 0 Pipelined

- 0 Determines "one bit" per clock cycle per stage
  - 0 Extreme type of sub ranging flask
- 0  $n$  stages
- 0 In principle 1 bit per stage but to handle imperfections each stage normally made with  $\sim 2$ bits and  $n \cdot 2$ bits mapped into  $n$  bits via digital mapping function that "auto corrects" imperfections
- 0 Makes a conversion each clock cycle
- 0 Has a latency of  $n$  clock cycles
  - 0 Not a problem in our applications except for very fast triggering
- 0 Now dominating ADC architecture in modern CMOS technologies and impressive improvements in the last 10 years: speed, bits, power, size



## Quantization (static)

- Bin size: Least significant bit (LSB) =  $V_{\max}/2^n$
- Quantization error: RMS error/resolution:  $\text{LSB}/\sqrt{12}$

## Integral non linearity (INL): Deviation from ideal conversion curve (static)

- Max: Maximum deviation from ideal
- RMS: Root mean square of deviations from ideal curve

## Differential non linearity (DNL): Deviation of quantization steps (static)






- Min: Minimum value of quantization step
- Max: Maximum value of quantization step
- RMS: Root mean square of deviations from ideal quantization step

## Missing codes (static)



- Some binary codes never present in digitized output

## Monotonic (static)

- Non monotonic conversion can be quite unfortunate in some applications.  
A given output code can correspond to several input values.



- o **Effective number of bits (dynamic)**
  - o Signal to noise ratio for ideal ADC (SNR):  $6n + 1.8\text{dB}$
  - o Effective bits for a given input signal:  $(\text{Measured SNR} - 1.8\text{dB})/6$
  - o Typical input: Full range sinus at 1/10 - 1/20 of the sampling frequency
    - o To assure that first level harmonics visible in the FFT spectrum
  - o Effective number of bits will depend on reference signal frequency used.
    - o Large variations on this between different implementations !
- o **Clock jitter affects dynamic performance**
  - o 1 ps jitter on 100Msamples/s ADC can result (depends on effective input bandwidth) in same error as basic quantization error of 11 bit ADC
  - o Must be carefully looked at for high resolution calorimeter applications
    - o Particles them selves also have jitter related to global system clock



12 bit, 40Msamples used in CMS Ecal. Designed by Chipidea, IP provider

## o Thresholding (1bit ADC)

- o Binary trackers (strips or pixels)
- o Trackers with drift time measurement (drift tubes)
- o Time of flight detectors
- o Threshold put as low as possible, without excessive noise hits, as hit signals in HEP detectors have quite large amplitude variation (compromise between hit detection efficiency and noise rates)

## o Only small pedestal variations allowed

- o No dynamic range (head room) for pedestal and baseline variations
- o Requires careful analog shaping and baseline restoring
- o Good immunity to external interferences.

## o Time walk




- o Threshold crossing time depends on amplitude of signal (next slide)

## o Pulse width

- o Dead time limits effective hit rate that can be supported


## o S curve noise extraction

- o For a large set of thresholds measure fraction of samples at 1
- o Width of transition window is a measure of noise levels. Noise histogram can be directly derived from this.



## o Time measurements are important in many HEP applications


- o Identification of bunch crossing (LHC: 25ns)
- o Distinguishing among individual collisions (events) in continuous beam like experiments (or very short bunch interval like CLIC: ~250ps)
- o Drift time
  - o Position in drift tubes ( binary detectors with limited time resolution: ~1ns)
  - o Time projection chamber (both good time and amplitude)
  - o Time Of Flight (TOF) detectors (very high time resolution: 10-100ps)



## o Time walk: Time dependency on amplitude


- o Low threshold (noise and pedestal limited)
- o Constant fraction discrimination
  - o Works quite well but needs good analog delays (cable delay)  $V_i$  which is not easy to integrate on chip.
- o Amplitude compensation (done in DAQ CPU's)
  - o Separate measurement of amplitude (expensive)
  - o Time measurements with two thresholds: 2 TDC channels
  - o Time over threshold (TOT): 1 TDC channel measuring both leading edge and pulse width

Constant fraction discriminator





## o Time Over Threshold (TOT) can even be used as a poor mans ADC

- o E.g. ATLAS Pixel




$$T = T_r - f(\text{TOT})$$

- o **Charge integration (start - stop)**
  - o Limited dynamic range
  - o High resolution:  $\sim 1\text{-}100$  ps
  - o Sensitive analog circuit needing ADC for final conversion.
  - o Sensitive to temperature, etc. so often needs in-system calibration
  - o Can be combined with time counter for large dynamic range
- o **Counter**
  - o Large dynamic range
  - o Good and cheap time references available as crystal oscillators
  - o Synchronous to system clock so good for time tagging
  - o Limited resolution:  $\sim 1\text{ns}$
- o **Counter plus delay locked delay elements**
  - o Delay elements time locked to master counter clock
  - o Resolution:  $25 - 100\text{ps}$



Time tagging type



## o Use of delay difference between delay elements in start and stop delay chains




- o Very good resolution can be obtained but in practice limited by matching of elements and time jitter in the long delay chains
- o Very long delay chains needed for each channel
- o Limited dynamic range
- o Delay element not locked to a time reference (CMOS has large variations with process, temperature and supply voltage)

## o Array of delay locked loops


- o One common time reference for multiple channels
- o Locked to a time reference

## o 2.nd interpolation delay chain in Channel


- o Allows a flexible architecture where channel count per chip depends on time resolution needed.



- o PLL for clock frequency multiplication
- o Counter for course time
- o Delay locked loop for 1/32 interpolation within clock cycle
- o 2<sup>nd</sup> order  $\frac{1}{4}$  interpolation with RC delay line
- o 32 channels with 100ps binning
- o 8 channels with 25ps binning
- o Data driven (not clocked pipeline buffer) architecture allows its use in a large multitude of applications
  - o Exercise for you: How to make constant latency buffer in a TDC not using a pipeline.
- o INL imperfections can be corrected with lookup table, as fixed pattern across master clock period (synchronous crosstalk on chip)







Measurements from ALICE-TOF



# Pixel detectors

- o Very tight coupling between electronics and detector.
  - o Detector - electronics connection critical (bump bonding)
- o Very limited area available for channel electronics
  - o Pre-amp, shaper, discriminator, (buffer)
  - o Use of modern high density IC technologies
  - o Different basic electronics architectures to fit within limited area
- o Significant sharing of deposited charge between neighbor cells in detector.
- o Low detector capacitance (but significant capacitance to neighbors)
- o Used for tracking in the highest particle rate parts of the detectors (close to interaction point) so detector and electronics must stand very high radiation levels (100Mrad).






- Separate detector with bump bonding

- Bump bonding pitch and yield critical
- Not compatible with standard bump bonding used to connect chips to IC packages.

- Same silicon substrate as electronics (dream/nightmare ?)

- Use of silicon substrate below electronics as detector: Monolithic Active Pixel Sensor (MAPS)
- No dead spots allowed in HEP (not like a CMOS camera sensor that can allocate part for electronics and other part for photon detector within pixel !).
- Silicon substrate used for electronics chips in most cases far from ideal as silicon detector
- Connection to the detector in the substrate and get sufficient charge collection (and speed) efficiency



- Front-end chips with ~128 channels wire bonded to silicon strip detectors via pitch adaptors.
  - Wire bonding close to reach its limits with the use of ~4 layers of bond wires
- Typical front-end hybrid with single silicon strip detector and 4-8 chips. Basic building block to make whole detector
  - End caps though have many different configurations for "optimal" coverage
- Binary, Digital or Analog architecture that's the question
  - Readout of amplitude information allows strip interpolation and common mode correction
  - 4(1) - 8 bits resolution sufficient
- SNR 10 - 30 as strips have relatively high capacitance ~10pf and signal ~20ke.







Fig. 1. APVD block diagram.







o Front-end chip of LHCb Vertex, trigger tracker, silicon tracker and pileup detectors.




- o 128 channels
- o Low noise preamp
- o Shaper with programmable shaping time
- o Analog memory for LO latency and LO derandomizer,
- o Analog readout at 1 MHz event rate over four analog differential links.
- o Discriminators for pileup (or of 4 ch.)
- o Radiation hard 0.25 um CMOS.
- o Triple redundant logic (SEU)

o Performance




- o Fully functional up to 100MHz
- o Excellent noise characteristics
  - o  $\sim 540 e^- + 50 e^-/pf$
- o Temperature, voltage, and trigger tests performed
- o Extensive detector tests made
- o Radiation hard to above 10Mrad






- Used for tracking where hit rates are limited (but can be several MHz)
- Limited integration of electronics needed as channel density given by size of tubes (0.5 - 5 cm)
- ASDBLR and TDC with data buffering
- As drift tubes can be relatively long (several meters) the preamplifier must terminate the signal propagation with the characteristic impedance of the "coax" tube.
  - Otherwise multiple reflections will occur
  - Far end of tube should also be terminated but resistive termination will give some noise increase (signal reflections can though be a worse problem)
- Ion tail to be removed in dedicated filtering
- Signal consists of multiple clusters from primary ionizations
- Maximum drift time can be longer than maximum spacing between triggers
  - Requires special logic to allow detected hits to be assigned to multiple events for readout



- o Large dynamic range 12 - 16 bit
- o Two common schemes to obtain required resolution and dynamic range
  - o Multi gain architectures with  $\sim 3$  signal paths. E.g. relative gains of 1, 4, 32. Use of single or multiple ADC's per channel
  - o Non linear ADC with 10-12 bit resolution but covering 16 bit dynamic range
    - o Has been tried on multiple occasions but turns out to be difficult to make in practice (calibration, assure constant nonlinear shape, etc.)
- o Analog shaping typically done such that multiple samples per pulse are available
  - o Lower bandwidth  $\rightarrow$  Lower noise in analog front-end
  - o Digital filtering can remove pileup signals
  - o Decreased quantization noise when multiple samples with real signal content are available
  - o 4 - 8 samples per event including pre-samples to measure well baseline levels or pileup from previous signals.
- o Zero-suppression with simple thresholding normally not applicable as this will give reduced energy resolution (halo of small signals around cell with major signal).
  - o Zero-suppression with neighbor information
  - o Data compression instead of zero-suppression
- o Limited integration needed as Calorimeter cells normally several centimeters wide
  - o Exception for new class of tracking calorimeters under development for ILC, CLIC, etc.



- Discrete (Detector itself may be made from PCB)
  - Calorimeters, drift tubes, wire chambers, etc.
- Wire bond (silicon strips)
  - Use of multi level wire bonding have reached its limits
- Bump bonding (pixels)
  - Pixel chip and pixel detector bump bonded to each other
  - Fine pitch bump bonding not really yet standard industrial process so yield problems and delays are often encountered
- MAPS
  - Use electronics chip substrate as detector
  - Substrate may not be perfect for detector purposes. (leakage, charge collection, etc.)
  - Biasing and connection to detector part not obvious
- 3D: Our dream for the future
  - Multi level electronics and dedicated detector substrate in a chip stack
  - In R&D phase in several labs and companies
  - Will it offer sufficient yield and low cost for it to become available to us and others (consumer applications will determine its future or it may stay too expensive for us)
- Electronics is getting more and more integrated with detector itself (may even be on same silicon substrate)






# Readout architectures



- o After basic analog amplification and shaping the architecture of the remaining front-end readout systems depends on many factors
  - o Number of channels and channel density
  - o Collision rate and channel occupancies
  - o Triggering: levels, latencies, rates
  - o Available technology and cost
  - o What you do in custom made electronics and what you do in CPU farm based DAQ system
  - o Radiation levels
  - o Power consumption and related cooling
  - o Location of digitization
  - o Given detector technology
- o All sub-detectors in an experiment **MUST** comply to one common basic architecture and some key parameters
  - o There are lots of different good ideas of what is the best architecture and what suits my "private" sub-detector best.
  - o Simplicity for large complicated systems for sure makes the difference between a good working experiment and a nightmare
  - o A globally defined architecture can be implemented in many different ways

# Single integrator

- o Simple (only one sample per channel)
- o Slow rate (and high precision) experiments
- o Long dead time
- o Nuclear physics
- o Not appropriate for HEP




1. Reset charge integrator
2. Collect charge from event
3. Convert with ADC
4. Send data to DAQ




# Double buffered

- o Use a second integrator while the first is readout and reset
- o Decreases dead time significantly
- o Still for low rates




# Multiple event buffers

- o Good for experiments with short spills and large spacing between spills.
- o Fill up event buffers during spill (high rate).
- o Readout between spills (low rate).
- o ADC can possibly be shared across channels
- o Buffering can also be done digital





- o Needed for high rate experiments with signal pileup
- o Shapers and not switched integrators
- o Allows digital signal processing in its traditional form (constantly sampled data stream)
- o Output rate may be far too high for what following DAQ system can handle




- o With local zero-suppression (DSP) this may be an option for future high rate experiments

# Triggered



- Separate trigger system quickly determines events of interest and informs front-end about this
- Trigger processing requires some data transmission and processing time to make decision so front-ends must buffer data during this latency
- For constant high rate experiments a "pipeline" buffer is needed in all front-end detector channels: analog or digital
  1. Real clocked pipeline (high power, large area, bad for analog)
  2. Circular buffer
  3. Time tagged (zero suppressed latency buffer based on time information)
- Specific complications for detectors where more data samples must be extracted than minimum spacing between triggers (drift tubes).



- Trigger rate determined by physics parameters used in trigger system: 1 kHz - 1MHz
  - The lower rate after the trigger allows sharing resources across channels (e.g. ADC and readout links)
- Triggers will be of random nature so a burst of triggers can occur within a short time window so some kind of rate control/spacing is needed
  - Minimum spacing between trigger accepts
  - Maximum number of triggers within a give time window
- Derandomizer buffers needed in front-ends to handle this
  - Size and readout speed of this determines effective trigger rate
  - A centralized control mechanism needed to prevent any derandomizer to overflow as the system may otherwise get desynchronized.



**Rule example (LHCb) : 1MHz**  
**Depth: 16 events**  
**Max readout time: 900ns**



## 0 First level triggering.



- 0 Hardwired trigger system to make trigger decision with short latency.
- 0 Constant latency buffers in the front-ends

## 0 Second level triggering in DAQ interface

- 0 Processor based (standard CPU's or dedicated custom/DSP/FPGA processing)
- 0 FIFO buffers with each event getting accept/reject in sequential order
- 0 Circular buffer using event ID to extracted accepted events



- 0 Non accepted events stays and gets overwritten by new events

## 0 High level triggering in the DAQ systems made with farms of CPU's: hundreds - thousands. (separate lectures on this)




# Local zero-suppression

- o Why spend bandwidth sending data that is zero for the majority of the time ?
- o Perform zero-suppression on detector and only send data with real content
  - o We do not want to loose information of interest so this must be done with great care taking into account pedestals, baseline variations, common mode, noise, etc.
  - o Use of digital signal processing
  - o Not worth it for occupancies above ~10%
- o Alternative: data compression
  - o Huffman encoding and alike
- o Gives some system problems that makes it non trivial
  - o Data rates fluctuates all the time and we have to fit this into links with a given bandwidth
  - o Not any more event synchronous
  - o Complicated buffer handling (overflows)
  - o Before an experiment is built and running it is very difficult to give reliable estimates of data rates needed ( background, new physics, etc.)




# Synchronous readout

- o All channels are doing the same "thing" at the same time
- o Synchronous to a global clock (bunch crossing clock)
- o Data bandwidth is "constant" (depends on trigger rate only)
- o Data from all channels readout which allows DAQ system to perform common mode compensation and alike
- o Buffers (de-randomizers) in the front-ends runs synchronous and can be prevented to overflow with a single central control
- o Lots of bandwidth wasted for zero's
  - o Price of links determine if one can afford this
- o No problems if occupancy of detectors higher than expected
  - o But there are other problems related to this: spill over, saturation of detector, etc.



# Asynchronous readout

- o Only readout of non zero data
- o Lower average bandwidth needed for readout links
  - o Especially interesting for low occupancy detectors
- o Each channel "lives a life of its own" with unpredictable buffer occupancies
- o It is unknown if collected event actually contains all hits (unless running at very low trigger rate)
  - o Or having a complicated scheme to keep track of what has been lost when a local data buffer has overflowed.
  - o Detectors themselves do not have 100% detection efficiency either.
- o Requires sufficiently large local buffers to assure that data is not lost too often
  - o Channel occupancies can be quite non uniform across a detector with same front-end electronics
  - o Efficient for detectors with low occupancies
- o (may still use a global synchronous clock but is not synchronous at the event level)
- o DAQ systems runs with zero-suppressed data but has very large buffers, lower rates and much more intelligence to handle this
- o Async. readout of detectors in LHC: ATLAS and CMS muon drift tube detectors, ATLAS and CMS pixel detectors, ATLAS SCT, several ALICE detectors as relatively low trigger rate (few kHz).



- o Extensively used when ADC not available with sufficient speed and resolution or consuming too much power
- o Large array of storage capacitors with read and write switches (controlled digitally)
- o For good homogeneity of memory
  - o Voltage mode
  - o Charge mode with Charge integrator for reading
- o Examples:
  - o Industrial: Sampling oscilloscopes
  - o HEP: CMS tracker, ATLAS calorimeter, LHCb trackers, etc.




Fig. 9 Pedestals for each memory cell in the analog memory. All 32 channels plotted for each of the 192 columns. This plot is of a packaged PACE3 device. 1 ADC count = 0.435mV.








Fig. 5 The analog memory cell of PACE3




- o **Timing Trigger Control (TTC) of front-end**
  - o Synchronize all detector channels to particle collisions and between channels to correlate hits from same event (not mixing events)
  - o Trigger decisions to all pipeline buffers.
  - o Speed and time precision determined by accelerator and specific requirements of detector (e.g. high resolution calorimeters)
- o **Control and monitoring: ECS=Experiment Control System or DCS=Detector Control System, Slow control**
  - o Read and write control and monitoring front-end registers
- o **Readout**
  - o Sending collected information from detector to DAQ interface
- o **Trigger**
  - o Sending high speed low latency information to trigger system (similar to readout links)
- o **Power**
  - o Obviously a very different connection type (see later)
- o **On-detector side may have significant radiation levels that prevent existing commercial solutions to be used (LHC).**



- o Sampling clock with low jitter
- o Synch reset
- o Synchronization with machine bunch structure
- o Calibration
- o Trigger (with event type)
- o Time align all the different sub-detectors and channels
  - o Programmable delays
- o Fan-out - unidirectional
  - o Global fan-out to whole experiment or
  - o Sub-detector fan-out
- o Must be reliable as system otherwise may get de-synchronized which may take quite some time to correct



- Access to setup registers (must have read-back)
- Access to local monitoring functions
  - Temperatures, power supply levels, errors, etc.
- Bidirectional with addressing capability (module, chip, register)
- Speed not critical and does not need to be synchronous
  - Low speed serial bus: I<sup>2</sup>C, JTAG, SPI
- Must be reasonably reliable (read-back to check correct download and re-write when needed)



Example: ELMB



# Readout



- o Large amount of data to bring out of detector
  - o Large quantity: ~100k in large experiment
  - o High speed: Gbits/s
- o Point to point unidirectional
- o Transmitter side has specific constraints
  - o Radiation
  - o Magnetic fields
  - o Power/cooling
  - o Minimum size and mass
  - o Must collect data from one or several front-end chips
- o Receiver side can be commercially available module/components (use of standard link protocols when ever possible)

o There has been a tendency to keep the 3 (4) link types separate

o Minimize interference

- o E.g. do not interrupt readout data flow when reading some monitoring information
- o Requirements for the three quite different
- o If the TTC or DAQ link does not work then one can at least diagnose problem via control and monitoring bus (but this part of the detector does still not work)


o Three different cultures

- o Timing: hardware guys
- o Readout: DAQ guys
- o Control and monitoring: Slow control guys.


o Merged/shared

- o Modern optical links have so large bandwidth that a simple non interfering bandwidth sharing scheme can be used
- o Bus structures on its way out of computing (switched)
- o Each link only connects to small part of detector so failing link only implies loss of small detector part
- o Minimizes the number of interfaces to develop on front-end side and in counting house side

Separate detector links





Fully combined detector links




# Optical links

- o High speeds
- o Covers relatively easy distances needed for experiments: ~100m
- o Galvanic isolation and no EMC/coupling problems
- o High density cabling
- o High density transmitters and receivers (e.g. 12 channels in snap12 module)
- o Radiation effects on fibre, Laser and PIN
  - o Appropriate components have been identified (e.g. VCSELS)
- o Critical packaging (optical alignment) and fragile





- o High speed: 1GHz - 10GHz - 40GHz
- o Extensively used in telecommunications (expensive) and in computing ("cheap")
- o Encoding
  - o Inclusion of clock for receiver PLL's
  - o DC balanced
  - o Special synchronization characters
  - o Error detection and or correction
- o Reliability and error rates strongly depending on received optical power and timing jitter
- o Multiple (16) serializers and deserializers directly available in modern high end FPGA's.



# Analog optical links

- Lasers above DC biasing point behaves relatively nice and linear
  - Use for analog link
- Used in large quantity for CMS silicon tracker with analog readout
  - 50 k links
  - $\sim 8$  bits dynamic range  $\times 40$  Msamples/s = 320 Mbits/s
- Not mainstream technology so the design and use of such a link is non trivial (in house development)
  - Prevents the need for radiation hard ADC's in the front-end electronics (Low power ADC's with small area and low power are today available)



- Front-end data reception
  - Receive optical links from multiple front-ends: 24 - 96
  - Located outside radiation
- Event checking
  - Verify that data received is correct
  - Verify correct synchronization of front-ends
- Extended digital signal processing to extract information of interest and minimize data volume
- Event merging/building
  - Build consistent data structures from the individual data sources so it can be efficiently sent to DAQ CPU farm and processed efficiently without wasting time reformatting data on CPU.
  - Requires significant data buffering
- High level of programmability needed
- Send data to CPU farm at a rate that can be correctly handled by farm
  - 1 Gbits/s Ethernet (next is 10Gbits/s)
  - In house link with PCI interface: S-link

Requires a lot of fast digital processing and data buffering:  
**FPGA's, DSP's, embedded CPU**

Use of ASIC's not justified


Complicated modules that are only half made when the hardware is there: FPGA firmware (from HDL), DSP code, on-board CPU software, etc.



- o Front-end systems needs extended set of testing and calibration features to allow in-situ verification of modules and all the interconnections


- o Calibration pulse injection
- o Test pattern generators
- o Read/write access to embedded buffers

- o Amplitude calibration
- o Time alignment
- o Local monitoring
- o Etc.



- Front-end electronics are in many cases enclosed in locations where it is very difficult to replace or repair it.
- Harsh environment (radiation ,magnetic fields, cooling, etc.)
- Huge systems (so there will always be something not working)
  - Detector layout has in most cases been made such that a failing module in a detection layer does not significantly deteriorate physics performance
  - Calorimeter is only single layer !
- Electronics will not work for ever
- Most failures occur in the beginning of its lifetime (infant mortalities)
- Infant mortalities can be sorted out by burn-in
  - Run electronics at increased temperature (or even better with temperature cycling) for 24hours or more
- All electronics located within detector with difficult access must pass serious reliability qualification.
- In some cases special redundancy must be implemented

## Example of BGA failure



Failing parts within first 1000 hours: ~0.1%





# Radiation effects




- o In modern experiments large amounts of electronics are located inside the detector where there may be a high level of radiation
  - o This is the case for 3 of the 4 LHC experiments (10 years running)
    - o Pixel detectors: 10 -100 Mrad
    - o Trackers: ~10Mrad
    - o Calorimeters: 0.1 - 1Mrad
    - o Muon detectors: ~10krad
    - o Cavern: 1 - 10krad
- o Normal commercial electronics will not survive within this environment
  - o One of the reasons why all the on-detector electronics in the LHC experiment are custom made
- o Special technologies and dedicated design approaches are needed to make electronics last in this unfriendly environment
- o Radiation effects on electronics can be divided into three major effects
  - o Total dose
  - o Displacement damage
  - o Single event upsets

# Total dose

- Generated charges from traversing particles gets trapped within the insulators of the active devices and changes their behavior
- For CMOS devices this happens in the thin gate oxide layer which have a major impact on the function of the MOS transistor

- Threshold shifts
- Leakage current







- In deep submicron technologies (<0.25um) the trapped charges are removed by tunneling currents through the very thin gate oxide

Only limited threshold shifts



- The leakage currents caused by end effects of the linear transistor (NMOS) can be cured by using enclosed transistors

- For CMOS technologies below the 130nm generation the use of enclosed NMOS devices does not seem necessary. But other effects may show up

- No major effect on high speed bipolar technologies




- Traversing hadrons provokes displacements of atoms in the silicon lattice.
- Bipolar devices relies extensively on effects in the silicon lattice.
  - Traps (band gap energy levels)
  - Increased carrier recombination in base
- Results in decreased gain of bipolar devices with a dependency on the dose rate.
- No significant effect on MOS devices
- Also seriously affects Lasers and PIN diodes used for optical links.





# Single event latch-up

- Deposited charge from traversing particles provokes a power supply short circuit via an intrinsic parasitic device in CMOS technologies
  - Equal to SMOKE
- Traversing hadrons can only deposit sufficient charge if they make nuclear interaction with silicon
  - Heavily ionizing particles can generate the SEL directly (ions from an accelerator)
- The latchup circuit can by the IC technology be made such that it does not trigger (epi).
- For modern technologies, with low power supply voltage, the latch-up can in general not be generated



- Deposition of sufficient charge can make a memory cell or a flip-flop change value
- As for SEL, sufficient charge can only be deposited via a nuclear interaction for traversing hadrons
- The sensitivity to this is expressed as an efficient cross section for this to occur
- This problem can be resolved at the circuit level or at the logic level
- Make memory element so large and slow that deposited charge not enough to flip bit
- Triple redundant (for registers)
- Hamming coding (for memories)
  - Single error correction, Double error detection
  - Example Hamming codes: 5 bit additional for 8 bit data
    - $\text{ham}[0] = d[1] \$ d[2] \$ d[3] \$ d[4];$
    - $\text{ham}[1] = d[1] \$ d[5] \$ d[6] \$ d[7];$
    - $\text{ham}[2] = d[2] \$ d[3] \$ d[5] \$ d[6] \$ d[8];$
    - $\text{ham}[3] = d[2] \$ d[4] \$ d[5] \$ d[7] \$ d[8];$
    - $\text{ham}[4] = d[1] \$ d[3] \$ d[4] \$ d[6] \$ d[7] \$ d[8];$
    - $\$ = \text{XOR}$
  - Overhead decreasing for larger words  
32bits only needs 7hamming bits





# Use of COTS in radiation



- o The use of Commercial Of The Shelf (COTS) components in a radiation environment is a particular tricky point
- o Extensive radiation tests required to characterize sensitivity to total dose, displacement damage, SEL, SEU
  - o This is a significant amount of work
- o It is difficult to get a guarantee that purchased components come from the same fab. with exactly the same technology as those circuits that have been radiation tested
  - o Multiple fabs with slightly different details
  - o Continuous fab and technology improvements
  - o External 2<sup>nd</sup>. sourcing
- o The fact that one chip from a family of chips have had no radiation problems is no guaranteed that the others will not
- o Special radiation (space, military) qualified components are very expensive.





# Use of FPGA's in radiation






- o For digital functions we would often like to use FPGA's in radiation environments.
  - o Impressive performance that continuously improve
  - o Reprogram functions as needed
- o Modern FPGA's (in 130nm and below) can stand significant total dose and normally does not have SEL problems
- o Main problem is SEU
  - o Ahhhh but I have now just learned to solve this with triple redundancy (TR). Yes but this does unfortunately not work for the most common FPGA's based on SRAM configuration.
    - o SEU in my registers can be resolved with TR
    - o A SEU in the configuration SRAMS may change my logic or even make short circuits. I as a FPGA user can NOT change this
    - o Can be used in non "mission" critical parts where it can be accepted to reprogram FPGA's when they have been seen to malfunction (if not too often)
  - o Antifuse FPGA's can effectively use TR (but my FPGA can not be reprogrammed)
  - o FLASH memories have been seen to be quite resistant to radiation effects so FLASH based FPGA's are also an alternative

- Delivering power to the front-end electronics highly embedded in the detectors has been seen to be a major challenge (underestimated).
- The related cooling and power cabling infrastructure is a serious problem of the inner trackers as any additional material seriously degrades the physics performance of the whole experiment.
- A large majority of the material in these detectors in LHC relates to the electronics, cooling and power and not to the silicon detector them selves (which was the initial belief)
- How to improve
  1. Lower power consumption
  2. Improve power distribution



# The problem as is

- o Total power: ~500kw (to be supplied and cooled)
  - o Trackers: ~ 60 kW
  - o Calorimeters: ~ 300 kW
  - o Muon: ~ 200 kW
  - o Must for large scale detectors be delivered over 50m - 100m distance
- o Direct supply of LV power from ~50m away
  - o Big fat copper cables needed
    - o Use aluminum cables for last 5-10m to reduce material budget
  - o Power supply quality at end will not be good with varying power consumption (just simple resistive losses)
    - o If power consumption constant then this could be OK
  - o Use remote sense to compensate
    - o This will have limited reaction speed
    - o May even become unstable for certain load configurations
  - o Power loss in cables will be significant for the voltages (2.5v) and currents needed: ~50% loss in cables (that needs to be cooled)
- o Use of local linear regulators
  - o Improves power quality at end load.
  - o Adds additional power loss: 1 - 2 v head room needed for regulator
  - o Increases power losses and total efficiency now only: ~25% (more cooling needed)



# Use of DC-DC converters

- o For high power consumers (e.g. calorimeter) the use of local DC-DC converters are inevitable.
- o These must work in radiation and high magnetic fields
  - o This is not exactly what switched mode DC-DC converters like
  - o Magnetic coils and transformers saturated
  - o Power devices do not at all like radiation: SEU -> single event burnout -> smoke -> disaster
- o DC-DC converters for moderate radiation and moderate magnetic fields have been developed and used
  - o Some worries about the actual reliability of these for long term










# Future power problems



- o For future front-end electronics based on new deep sub-micro technologies the power per function is clearly decreasing
  - o Not always the case for the analog part
  - o We will put in more channels and more functions
  - o Uses lower power supply voltage (e.g. 1.2 v instead of 2.5v)
- o If we in the end need the same power the required current will become  $\sim 2$  times larger which implies that our cable losses will get  $\sim 2$  times worse.
- o So thicker cables and more cooling needed: DOES NOT LOOK LIKE A GOOD IDEA

# What is the solution ?

- o Consume less power (but not so easy)
- o Use of local DC-DC converters at the loads
  - o Radiation, magnetic fields
  - o Switched capacitor converters
    - o Unconventional, limited voltage ratio
  - o Use of air core inductor converter
    - o Efficiency ?, EMC noise ?
  - o Use of ceramic transformers ?
    - o Not a well known and mature technology
- o Serial powering
  - o Grounding, failure modes ?, noise coupling ?








# Low power



- o Very low power designs are key for future tracker detectors
  - o Willing to sacrifice other performance figures: resolution, etc.
- o The largest part of the power is normally burned in the pre-amplifier where large transistors with a significant biasing current is used to get the lowest noise.
- o What gives the least material tracker: ?
  - o Thin silicon where the pre-amplifiers must be very low noise and therefore consumes quite some power
  - o Thick silicon with lower power pre-amplifier
- o Use of SiGe bipolar technology (very fast but expensive)
- o Use of pulsed power in experiments with a spill structure (not LHC but ILC and CLIC)
  - o All the analog biasing circuits must then be quick to stabilize
  - o Large current variations in cables, connectors and bond wires that will then tend to move/oscillate when in a strong magnetic field and may then break (this problem has been seen in the past)
  - o Thermal effects as not running with constant power.

- The fast development of IC technologies is what has enabled current detectors with their electronics to be built
- It has been our luck that the 0.25um CMOS technology can be used in very high radiation environments (with appropriate special design techniques).
  - The following 0.18um and 0.13um is even better
  - Next generation technologies could be different as they use other gate and wire insulators.
- Next generation technologies are much more complicated and very expensive (~1M\$ for masks) so we may have to rethink how our community makes chips for HEP.
- The close integration of integrated circuits and detectors are critical: Combined electronics and detectors and 3D packaging will pose new challenges.











# Specific examples

# ALICE pixel

- o 10M channels, 1200 pixel chips
- o 120 detector modules
- o Readout time: 256  $\mu\text{s}$
- o Radiation: 250 krad
- o Material: 1%  $X_0$  per layer
- o Power: 1kW









## o Strips: 6M




- o Binary system
- o 128 channels per chip
- o pipeline
- o Threshold adjust per channels

## o Pixels: 80M


- o Storage of time stamps
- o TOT amplitude measurement



# ATLAS silicon strip







Before individual threshold adjust



individual adjusted










# ATLAS pixel







# CMS tracker

- o 10M channels
- o Relatively slow analog shaping: 50ns
- o Analog pipeline
- o Switched capacitor deconvolution after trigger acceptance
- o Analog optical links
- o Digitization at link receiver









# CMS pixel





# LHCb vertex



- o 172k Channels
- o Strips in R and  $\phi$  projection ( $\sim 10\mu\text{m}$  vertex resolution)
- o Located 1cm from beam
- o Analog readout (via twisted pair cables over 60m)





- o 300k channels
- o Silicon ladders of 2 - 4 silicon detectors chained to one electronics channel (relatively high capacitance)
- o 600 Hybrids with 3 / 4 Beetle.
- o Digitization on detector and digital optical links




- Time projection chamber (long readout time)
- Main tracking/PID detector in ALICE
- Very high track density
- 558k pad channels
- Continuously sampled signal with on-detector DSP and zero-suppression











- 1 MIP = 4.8 fC  
S/N = 30 : 1  
DYNAMIC = 30 MIP
- CSA  
SEMI-GAUSS. SHAPER  
GAIN = 12 mV / fC  
FWHM = 190 ns
- 10 BIT  
10 MHz
- LINEARIZATION  
• BASELINE CORR.  
• PULSE SHAPING  
• DATA COMPR.
- MULTI-EVENT  
MEMORY






- o 200k Channels
- o 3 gain sub-channels
- o Analog buffers
- o 12 bit ADC





- o 172k drift tubes
- o 450ns drift time, Overlapping triggers
- o ASDBLR and TDC





4 Layers = 1 SuperLayer (SL)







Read Out Boards (ROB)

Read Out Server boards (ROS)








USC55 Control Room

100 m. Optical link











- o 370k Channels
- o 3 m long drift tubes
- o Covers 5500m<sup>2</sup>
- o 500ns drift time









- o Two RICH detectors for particle identification
- o Based on 500 Hybrid Photon Detectors
- o Each HPD vacuum tube contains a binary silicon pixel detector (1024 pixels)
  - o Common development with ALICE
  - o Does not have a LO pipeline but a 16 hit buffer with time tags
- o Local front-end card based on antifuse FPGA.
- o Optical links to dedicated DAQ interface board








New improved version with charge summing across pixels





Analog

Digital




- The electronics of future detectors will be tightly integrated with the detectors themselves
  - MAPS
  - 3D packaging
  - High density hybrids and bump bonding
  - New and other ideas (SiPM, , , )
- Radiation hardness of the electronics will remain a critical issue for hadron machines (but not so much for linear colliders)
- Power is a critical issue for detectors with all this electronics
  - Can become one of the major design criteria to keep the material of trackers at an acceptable level
- Increasing use of digital processing on detector (if power allows)
- High speed optical links will be needed in large quantity to get data out of the detector
- DAQ interfaces will benefit from the fast improvements in commercial electronics (e.g. FPGA's)



# That's the end


THAT CONCLUDES MY TWO-HOUR PRESENTATION. ANY QUESTIONS?



scottadams@aol.com

www.dilbert.com

DID YOU INTEND THE PRESENTATION TO BE INCOMPREHENSIBLE, OR DO YOU HAVE SOME SORT OF RARE "POWER-POINT" DISABILITY?



8/19/03 © 2003 United Feature Syndicate, Inc.

ARE THERE ANY QUESTIONS ABOUT THE CONTENT?



THERE WAS CONTENT?

© 2003 United Feature Syndicate, Inc.