

# **CMS Strip Architecture**

### OUTLINE

review of current CMS microstrip tracker architecture

some ideas on architectures for SLHC concentrating mainly on power issues

possible areas for Atlas/CMS collaboration

Mark Raymond – Imperial College London



# **CMS LHC strip tracker**





### inner barrel





### outer barrel





double sensor modules

2.4 m

#### outer barrel

6 layers (2 double-sided)

500  $\mu$ m thick to get good S/N for larger sensor capacitance

outer barrel – cabled up



### endcaps



one tracker endcap in integration facility – disks made up of petals



# **CMS LHC strip readout system**



all on-detector chips in  $0.25\mu m$  CMOS (including control system)



### control system



I<sup>2</sup>C used for:

programming APV registers (bias generation and operation mode) reading DCU monitoring info (voltages, currents, temperatures) setting up optical link system (laser driver gain, bias currents)



# **APV25**



128 channel chip for AC coupled sensors

slow 50 nsec. CR-RC front end amplifier

192 cell deep pipeline (allows up to 4 µsec latency + locations to buffer data awaiting readout)

peak/deconvolution pipeline readout modes peak mode -> 1 sample -> normal CR-RC pulse shape deconvolution -> 3 consecutive samples combined to give single bunch crossing resolution

Decon.

50

100

time [nsec]

150

pre-rad

1 Mrads

10 Mrads

200

250

4 Mrads

100

80

60

40

20

0

0

ADC counts

# APV25 – analog chain





# off-detector FED functionality

opto-electric conversion

10 bit 40 MHz digitization

pedestal and CM subtraction

hit finding (sparsification)

formatting and transmission of data up to higher DAQ level

check of APV synchronization

all tracker synchronous, so all pipeline addresses of all APVs should be the same

FED checks received APV pipe address matches with expected value (APV logic emulated at trigger level)



9U VME



# **CMS strip tracker for SLHC**



=> one additional functionality on-chip digitization if want to retain analog information



# **SLHC FE architecture**

generic pipeline chip architecture – where to go digital?



ADC runs at 20 MHz in location A

~ same in location B (still need to digitize 128 chans in < 10  $\mu$ sec)

ADC power drives choice of A or B



# **ADC power consumption**

### ADC Scaling \*

• A/D Performance Figure of Merit FoM =  $2^{ENOB} * f_{sample}/P$ 

Year	2003	2006	2009	2012	2015
Tech [nm]	130	90	65	45	32
FoM [GHz/W]×10 <sup>3</sup>	0.8	1.2	1.6-2.5	2.5-5	4-10

From ITRS roadmap 2003

ADC on every channel hard to do

6 bits @ 20 MHz -> 1.6 mW (0.13μm)

ADC on every chip quite possible

8 bits @ 20 MHz -> 6.4/128 -> 50 μW/chan

ADC power given by process,	
Effective No Of Bits conversion	

International Technology Roadmap

(forecast from the semiconductor

industry with 15 year perspective)

based on general considerations (individual architecture dependent)

for Semiconductors (ITRS-2003)

frequency and FoM

ADC power @ 20 MHz [mW]

130nm

		001111
8bits	6.4	2.5
6bits	1.6	0.6

from A. Marchioro talk at 2<sup>nd</sup> CMS SLHC workshop

March 07

Atlas/CMS SLHC electronics workshop

65nm



### front end power

**APV25** 



(digital ~0.4 mW)

#### APV25 power breakdown [mW/channel]

preamp/shaper	1.05
inverter	0.5
APSP	0.2
mux & output stages	0.55
digital	0.4
	27

front end power dominates

preamp dominates FE power (I/P device current)

what FE power can we expect for 0.13  $\mu m$  design for short strips?

can get some idea by translating existing design to 0.13



# $0.13 \ \mu m \ preamp$

go for straightforward architecture translation but one difference for preamp APV25 preamp: 3 supply rails (0, 1.25V, 2.5V) 1.25 V saves power propose not to do this again for SLHC use 2 rails only, 0 and 1.2V, accept power penalty but gain simplification in power supply system



preamp noise & speed depend on input device transconductance (gain)  $g_m$ 

$$\label{eq:constraint} \begin{split} \text{noise} & \propto C_{\text{DET}} / \sqrt{g}_{\text{m}} \\ \text{risetime} & \propto C_{\text{DET}} C_{\text{L}} / C_{\text{f}} g_{\text{m}} \end{split}$$

$$\label{eq:gm} \begin{bmatrix} g_m \propto \sqrt{C_{OX}(W/L) I_{DS}} & S.I. \\ \propto I_{DS} & W.I. \end{bmatrix}$$

shorter strips -> smaller  $C_{DET}$  so lower  $g_m$  tolerable if choose to accept ~ factor 2 increase in noise slope (over APV25) then factor 4 decrease in  $g_m$ simulation shows this achieved for ~ 100  $\mu$ A in 0.13 I/P device (W/L = 1000/0.24) total preamp power (including source follower) = 125  $\mu$ A x 1.2 V = 0.15 mW factor ~ 5 reduction from 0.78 mW (APV25 preamp only)





# preamp/shaper design



### shaper

 $0.13 \,\mu\text{m}$  architecture identical to APV25, 50 ns time const.

keep gain as high as possible

80 mV/mip c.f. 100 mV/mip for APV25 (1 mip = 4 fC here)

maximises use of available dynamic range, but only works for one polarity (-ve input signal)

=> need alternative architecture for p-strip signals

total 0.13 shaper power 42  $\mu$ W

factor ~ 6 reduction from 250  $\mu$ W (APV25)

March 07

0.13 preamp/shaper simulated performance





### **0.13 preamp/shaper comments**

 significant FE power savings possible short strips (lower C<sub>DET</sub>) helps a lot
can do better if accept worse noise slope (e.g. for very short strips)
results for only 40 μA in input device
OK for strips < few cm preamp power 78μW overall preamp/shaper power 0.12 mW factor ~8 reduction from APV25
not a rigorous design study here – but encouraging

may end up with output stages dominating overall channel power for this type of architecture





# further up readout chain?





# **CMS/Atlas collaboration**

some common SLHC projects already in place

opto-links

Atlas/CMS working group on optical links

#### control and readout system

GBT (Gigabit Bidirectional Trigger and Data Link)

- timing, trigger, slow control and data transmission

#### $0.13\,\mu m$ technology access

lots of help available through CERN – MPW runs now possible<br/>common IP blocks (suggestions from A. Marchioro)<br/>analogdigital<br/>digital<br/>LVDS I/<br/>PLL/DL<br/>temperature sensorinternal linear regulator<br/>simple 8 bit DAC – bias generationPLL/DL<br/>Etherne

jital LVDS I/O pads PLL/DLL Error correction blocks Ethernet ports I<sup>2</sup>C master/slave

maybe CMS/ATLAS can share useful, characterized circuits, and add to common blocks perhaps other common circuit examples will emerge as chip designs begin

talks at this workshop



# **CMS/Atlas collaboration**

#### interconnect

no clear CMS concept yet for physical design of modules e.g. sensor/FE chip/hybrid interconnection



#### are there any common SLHC solutions here?



# **CMS/Atlas collaboration**

#### powering schemes have implications for FE chips

serial powering: modules at different DC levels => AC coupling - DC balanced serial interfaces several talks at this workshop

parallel powering: local DC-DC conversion – more conventional module powering supply noise rejection issues

- lowest power FE chip architectures less likely to have good supply rejection

CMS FE chip designers need to get more involved here follow and participate in developments and evaluate different schemes



timescale short – CMS tracker SLHC electronics R&D activity needs to ramp up

front end chip architectures need more study

final architecture not clear - need results of more detailed design studies emphasis on power – may find that chip back ends start to dominate

some ATLAS/CMS collaboration already exists in key areas – maybe more possible, particularly in interconnect and powering



### extra



proposed SLHC upgrade date 2015 (~ 8 years away)

large scale manufacture of components has to start **much** sooner => need tested solutions ~ 2010/11, ~ 3 years away

CMS planning 3 year front end chip development program

year 1: test structures

different front end designs for different sensor choices (polarity, strip length, AC/DC coupling) low power ADC architectures, other test structures, ...

year 2: FE chip prototype develop full readout chip (could still have front end amplifier variants) use to evaluate different sensor options

year 3: pre-production prototype final architecture choice will depend on: outcome of previous 2 years prototyping evolving system definition



# coping with 25 nsec bunch crossing?



implementing deconvolution in APSP pipeline readout circuit gives single bunch resolution with no extra power (you need something to read pipeline out anyway)

relevance to SLHC?

switchable weights to APSP could allow 20/40 MHz bunch crossing frequency adaptability without much extra complexity



Atlas/CMS SLHC electronics workshop



## **Power provision**

### 0.25 μm -> 0.13 μm

chip supply voltages halve, so currents double for same power consumption => 2x power dissipated in cables and 2x voltage drop along cables solution is to deliver power at higher voltage (lower current) => local DC-DC conversion or serial powering -> both have implications for FE chip



chain of modules at different DC voltages linear regulation on each module AC or opto-coupling of signals (readout & cntrl)

module powering more conventional DC-DC conversion the main issue FE chip supply rejection issues?

see DC to DC Power Conversion, Ely and Garcia-Sciveres, LECC 2006 (Valencia)



# 0.13 $\mu$ m input transistor choice



lets say  $C_{DET}$  reduces factor 4, =>  $g_m$  can also reduce factor 4 (so noise slope increases factor 2) choose W/L = 1000/0.24 here and  $I_D$  = 100 $\mu$ A, ->  $g_m$  > 2 mA/V (APV25 I/P device gm ~ 8 mA/V)



### 50/25 nsec



50/25 ns pulse shapes for different  $C_{DET}$  values

is 25 nsec pulse shape possible without changing shaper transistor dimensions?

yes - can speed up pulse shape using Isha/vfs only

but power penalty

$C_{DET}$	isha(50ns) P[µW]		isha(25ns) P[µW]		
0	10	12	20	24	
4.5	10	12	25	30	
9	12	15	35	42	
13.5	14	17	50	60	



# straw man detector module designs



Present CMS Si-strip tracker modules come in many different variants different sensor pitches/shapes, different #'s of FE chips/ module, different mechanical designs

What will SLHC Si-strip modules eventually look like?

don't know, but things to consider are how much can be sacrificed for manufacturability bump-bonding is one common theme in above examples

Choices here will affect final FE chip design (but maybe not crucial to know the answers now)

March 07



March 07

# W/L = 1000/0.24 noise spectral density measurement



\* from Manghisoni et al, Noise performance of 0.13μm Technologies for detector front-end applications IEEE Trans.Nucl.Sci. Vol.53, no.4,Aug.2006 (2456-2462)



# pipeline gate capacitor leakage



will get worse for deeper sub-micron

<sup>\*</sup> From S.Gerardin, Effects of irradiation on 130 nm CMOS, 4<sup>th</sup> CMS SLHC workshop, Perugia

March 07