

The CMS logo is rendered in a large, red, serif font. It is positioned at the top of the slide, centered horizontally. The background of the slide features a light blue grid pattern with curved lines, suggesting a technical or scientific theme.


# CMS

## **DAQ upgrades at SLHC**

S. Cittolin CERN/CMS, 22/03/07

DAQ architecture. TDR-2003

DAQ evolution and upgrades



## Parameters

Collision rate

40 MHz

**Level-1 Maximum trigger rate**

**100 kHz**

**Average event size**

**≈ 1 Mbyte**

Data production

≈ Tbyte/day

## TDR design implementation

No. of In-Out units

**512**

**Readout network bandwidth**

**≈ 1 Terabit/s**


**Event filter computing power**

**≈ 10<sup>6</sup> SI95**

No. of PC motherboards



≈ Thousands

(SI HC: × 10<sup>6</sup>)




## PS:1970-80: Minicomputers

Readout custom design  
 First standard: CAMAC  
 • **kByte/s**



## LEP:1980-90: Microprocessors



HEP standards (Fastbus)  
 Embedded CPU, Industry standards (VME)  
 • **MByte/s**



## LHC: 200X: Networks/Grids

IT commodities, PC, Clusters  
 Internet, Web, etc.  
 • **GByte/s**






**Architecture**

An industry based **F** **bandwidth** between (FED&FU) is achieved through multiple layers of intermediate **Myrinet optical link** Builder and to transport **Gb Ethernet switch** builder layer (DAQ & **Filter Farm and Main** clusters of services)

**Equipment replacements (M+O):**  
**FU-PCs every 3 years**






Same level 1 trigger rate, 20 MHz crossing, higher occupancy..


A factor 10 (or more) in readout bandwidth, processing, storage

Factor 10 will come with technology. Architecture has to exploit it

New digitizers needed (and a new detector-DAQ interface)

Need for more flexibility in handling the event data and operating the experiment






<http://www.force10networks.com/products/reports.asp>

is a photograph of the configuration used to test the performance and resiliency metrics of the Force10 TeraScale E-Series. During the tests, the Force10 TeraScale E-Series demonstrated **1 billion packets per second** output, making it the world's first Terabit switch/router, and **ZERO** packet loss hitless fail-over at line speeds. The configuration required **96 Gigabit Ethernet** and **eight 10 Gigabit Ethernet** ports for

# LHC-DAQ: trigger loop & data flow



## TTC (1 to N)

from GTP to FED/FES distributed by an optical tree (~1000 leaves)

- LV1 20 MHz rep rate
- Reset, B cmd 1 Mhz Rep rate
- Controls data 1 Mbit/s

## TTS (N to 1)

sTTS: from FED to GTP collected by a FMM tree (~700 roots)  
aTTS: From DAQ nodes to TTS via service network (e.g. Ethernet) (~1000s nodes)  
Transition in few BXs


## FRL&DAQ networks (NxN)

Data to Surface (D2S). FRL-FB  
1000 Myrinet links and switches up to 2Tb/s  
Readout Builders (RB). RUBU/FU  
3000 ports GbEthernet switches 1Tb/s sustained

- J Builder Unit
- CS Detector Control System
- VB Event builder
- VM Event manager
- J Filter Unit
- RL Front-end Readout Link
- B FED Builder
- ES Front End System
- EC Front End Controller
- ED Front End Driver GTP
- Global Trigger Processor LV1
- TPG Regional Trigger Processors
- TTC Trigger Primitive Generator
- TTS Timing, Trigger and Control
- RCMS Trigger Throttle System
- Run Control and Monitor
- TP Regional Trigger Processor
- J Readout Unit






# LHC-DAQ. Event description



## FED-FRL-RU


TTC rx



## Event fragments


## Readout Unit

from EVM




## Filter Unit

from GT data





## Built events

## Storage Man



Full Event Data

# SLHC. Event handling




• **TTC**: full event info in each event fragment distributed from the GTP-EVM via TTC

- **FED-FRL** interface e.g. PCI
- FED-FRL system able to handle **high level data communication protocols** (e.g. TCP/IP)
- FRL-DAQ **commercial interface** e.g. Ethernet (10 GBE or multi-GBE) to be used for data readout and FED configuration, control, local DAQ etc.

New FRL design can be based on embedded PC (e.g. ARM like) or advanced FPGA etc.  
The network interface can be used in place of VM backplane to configure and control the new FED.  
Current FRL-RU systems can be used (with some limitations) for those detector not upgrading their FED design.

## Another step toward uniform network architecture:



- All DAQ sub-systems (FED-FRL included) are interfaced to a single **multi-Terabit/s network**. The same network technology (e.g. ethernet) is used to **read and control** all DAQ nodes (FED, FRL, RU, BU, FU, eMS, DQM,...)

In addition to the Level-1 Accept and to the other synchronous commands, the Trigger&Event Manager-TTC transmits to the FEDs the complete event description such as the **event number, event type, orbit, BX and the event destination address** that is the processing system (CPU, Cluster, TIER..) where the event has to be built and analyzed....

The event fragment delivery and therefore the **event building will be warranted by the network protocols** and (commercial) network internal resources (buffers, multi-path, network processors, etc.). FED-FU push/pull protocols can be employed...

Real time buffers of Pbytes temporary storage disks will cover a **real-time interval of days**, allowing to the event selection tasks a better exploitation of the available distributed processing power

## Higher synchronous data (20 MHz) (~ 100 bit/LV1)

Packet distribution & Level 1 accept

Control commands (resets, orbit0, re-sync, switch context etc...)

Configuration parameters (e.g. trigger/readout type, Mask, etc.)

## Low rate synchronous data packet (~ 1 Gb/s, few thousands bits/LV1)

Packet Number 64 bits as before local counters will be used to synchronize and check.

Packet time and BX No. 64 bits

Packet Number 64 bits

Packet type 256 bits

Packet destination(s) 256 bits e.g. list of IP indexes (main EVB + DQMs..)

Packet configuration 256 bits e.g. information for FU event builder

Each fragment will contain the **full event description** etc.. Events can be built in Push or Pull mode. E.g.

Fragment 2. will allow many TTC operations be done independently per TTC partition (e.g. **local re-synch, reset, partial readout** etc..)

## Asynchronous control information

Configuration parameters (delays, registers, contexts, etc.)

Maintenance commands, auto-test.

## Additional features? Readout control signal collector (a la TTS)?

Signal replacement. Collect FED status (at LV1 rate from >1000 sources?)

Collect local information (e.g. statistics etc.) on demand?

Maintenance commands, auto-test, statistics etc.

Timing synchronization (distributed system)

## DAQ design

Architecture: will be upgraded enhancing scalability and flexibility and exploiting maximum (by M+O) the commercial network and computing technologies.

Software: configuring, controlling and monitoring a large set of heterogeneous distributed computing systems will continue to be a major issue

## Hardware developments

Increased performances and additional functionality's are required by the event handling (use standard protocols, perform selective actions etc.)

New **timing, trigger and event info** distribution system

**general front-end DAQ interface** (for the new detector readout electronics)

Handling high level network protocols via commercial network cards

## **best DAQ R&D programme for the next years is the implementation of the 2003 DAQ-TDR**

required a permanent contact between SLHC developers and LHC-DAQ mentors to understand and define the new systems scope, requirements specifications

