


# Moving to leading-edge technology nodes


(seriously?)

Federico Faccio  
CERN EP-ESE-ME


## **Number of Semiconductor Manufacturers with a Cutting Edge Logic Fab**




## Monolithic Si detectors



## Cooling channels on silicon




## Silicon Photonics




G.Tzintzarov et al., "Optical Single-Event Transients Induced in Integrated Silicon-Photonic Waveguides by Two-Photon Absorption", 2020 NSREC


## GaN power devices on Silicon



E.Matioli, "Nanoscale design for large-scale challenges: New technologies for efficient power devices, effective thermal management and faster electronics", ESE group seminar (CERN indico event 998073)





## Particle detection in 3D Flash NAND



from M.Bagatin et al., IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 67, NO. 1, JANUARY 2020

more advanced  
**Moving to leading-edge technology nodes**

# WHY?




Extreme example:  
Qualcomm Snapdragon


more advanced  
~~Moving to leading-edge technology nodes~~

# WHY?

We can do so much more!




.....but it can not be done in the same way




# The increasing complexity in silicon manufacturing is expensive for low-volume ASICs

TSMC Mask Count




*From: Anysilicon*

Cost of a full engineering run




Cost of masks + 600 production wafers  
(full volume, 130nm)


# Silicon is not the only expensive item: IC development requires trained people and advanced software






# The round of competences/toolsets needed to design a complex ASIC



# Complex ASICs: some necessary ingredients to a successful development





**Expertise**  
**Quality**

= more resources in microelectronics