

# 3D INTEGRATION IN NANOELECTRONICS

ECFA Detector R&D Roadmap Symposium of Task Force 7 Electronics and On-detector Processing  
Christophe Wyon, March 25, 2021

# MAIN TECHNOLOGY DRIVERS TO MOVE TOWARD 3D INTEGRATION

## 2D-Moore's law is slowing down

### • Technical issues and associated Costs to:

- **Produce the chips:**
  - 2-3nm fab. => CAPEX: 30B\$
  - EUV Litho: 120-150M\$ for 7nm
- **Design the chips:**
  - 7nm => 300M\$
  - 5nm => 550M\$





## 2 paradigm shifts

### • Move to a System Approach (SoC or SiP)

- **Parameters:**
  - Performance, footprint, form factor
  - **Energy consumption**
  - Cost

### • Move to a data centric paradigm



- Data is the fuel of our digital society
- **Only 2% of stored data is used => AI**



# MAIN TECHNOLOGY DRIVERS TO MOVE TOWARD 3D INTEGRATION

## Performance and latency

- Von Neumann architecture  $Memory\ BW = w_{bus} * f_{bus} * data\ rate$
- **Increase the interconnect density**




## Power/Energy consumption


- Bit: PE  $\leftrightarrow$  memory consumes a lot
- Power for moving a bit in a conductor:  $P = data\ rate * L / cross\ section(w)$
- **Reduce L and/or move to photonics**

## Cost savings


- Wafer cost increases with:
  - node and Si area
- **Chip yield**  $\downarrow$  when Si area  $\uparrow$



Lisa Su – IEDM 2017



Sinha, 2020 – Monolithic 3D






**Memory bandwidth per operation in server CPU and GPUs**


Lisa Su – IEDM 2017

# 3D INTEGRATION ROADMAPS

## Computing System







## Interconnect Scaling for Higher Bandwidth




# W2W (HYBRID) BONDING FOR DECREASING THE CONNECTION LENGTH (L)

- **SiO<sub>2</sub>-SiO<sub>2</sub> bonding: the most efficient**
  - Si-Si bonding not useful for 3D integration
- **Metal-Metal bonding**
  - Cu-Cu is widely used (Ti-Ti also works)
- **Hybrid Cu-SiO<sub>2</sub> bonding => replace TSV**
  - Used for W2W and D2W bonding


*Fournel, 2015*




# W2W HYBRID BONDING: CMOS IMAGE SENSORS



Sukegawa, 2013




Haruta, 2017



Kagawa, 2019



## Flagship Smartphone, Primary Cameras



Hybrid bonding array = TSV array replacement


The road to AI?  
At least for inference

# W2W HYBRID BONDING: OTHER EXAMPLES





## GaN/Si (111) on CMOS/Si (100)

## NAND memory on CMOS




## GaAs on InGaAs thru Y<sub>2</sub>O<sub>3</sub>




## GaN & InP on CMOS for RF applications

# CU PILLARS FOR INCREASING THE CONNECTION DENSITY AND DECREASING L



## Decrease in the thermal resistance of interconnections




Technology	2.5D	3D-IC	SoIC
Structure cross-section			
Interconnect	μbump + BEOL	μbump	SoIC bond
Bump Density	1.0X	1.0X	16.0X
Speed	0.01X	1.0X	11.9X
Bandwidth Density	0.01X	1.0X	191.0X
Power Efficiency (Energy/bit)	22.9X	1.0X	0.05X


TSMC




# ADVANCED 3D INTEGRATION TECHNOLOGIES ARE AVAILABLE





# 3D INTEGRATION: X-RAY AND PARTICLE DETECTORS



Zoschke, 2017



Deptuch, 2016




Yamada, 2019

# WHAT'S NEXT: INCREASE IN INTERCONNECT DENSITY




## Development of:

- Bumpless technology
- Wafer thinning
  - Si down to 4-5 $\mu\text{m}$  ( $\Rightarrow$  0.5 $\mu\text{m}$ )
    - Glass down to 50 $\mu\text{m}$
  - Reduce L and Aspect Ratio for TSV





HBM Data Bandwidth



I/O Power Efficiency





# WHAT'S NEXT: SI PHOTONICS



# TAKEAWAYS

- **A wide technology tool box is available for achieving reliable and robust 3D integration**
  - One can almost stack anything on anything
  - Next phase of Moore's law
- **Main technology drivers for 3D integration:**
  - Cost, performance, power consumption
- **Some issues remain**
  - DTCO: design/technology coordination
  - Thermal, thermo-mechanical stresses, EM
  - Cost
- **What' next?**
  - Increase in interconnection density
  - Wafer thinning => reduce L and AR for TSV
  - Si photonics



Thank for your attention

  
CEA-Leti, technology research institute  
Commissariat à l'énergie atomique et aux énergies alternatives  
Minatec Campus | 17 avenue des Martyrs | 38054 Grenoble Cedex | France  
[www.leti-cea.com](http://www.leti-cea.com)

