

ebg *Med*Austron

cosylab 
CONTROL SYSTEM LABORATORY

Power Converter Controller Overview

Rok Stefanic (rok.stefanic@cosylab.com)



Luka Sepetavc (luka.sepetavc@cosylab.com)


the best people make cosylab

- CWO-2
- Power Converter Controller (PCC)
 - Quick overview
- Architecture design / implementation
 - PCC = PXI crate + FlexRIO Modules + Adapters
 - Fiber link
 - Front End Device
 - Power Converter interfaces
- Demo setup
- CWO-3



- added a few additional requirements
- designed detailed architecture
- moved architecture into EA model – traceability
- designing and manufacturing FlexRIO Adapter and FED prototypes
- implementing functionality for demo
- defining tasks for future CWOs

PCC – quick overview




PCC – detailed architecture

You are here



PCC – LabVIEW code




MTG -
FECOS app

FECOS

- "everything comes from here, everything goes back to here"
- FECOS provides the PCC application with universal access to different types of interfaces (SCS, RMS, MTS...)

PCC app (LV RT) – FECOS component


- handles configuration and sequence files
- passes set-points and command requests to device drivers
- sends received data (responses, measurements) up to FECOS



hard drive


PCC driver (specific for PCO type)

- converts universal commands into appropriate format (depending on the PCO type)
- converts command responses back to the universal format



Flex..... what?


FlexRIO FPGA Modules



FlexRIO Adapter Modules


Our FlexRIO Adapter Module

- 6 optical connectors
- utilizing standard FPGA Input/Output pins
 - full control over these pins
- prototypes in production




PXI crates

- total of 10 crates in the system
- up to 5 FlexRIO FPGA Modules per crate
- MTS EVR card
- interlock card




Serial link

- custom developed protocol
 - 100 Mbit/s transfer rate
 - high-priority data
 - low latency, **deterministic delay**
 - downstream: set-points
 - upstream: measurement results
 - low-priority data
 - non-deterministic delay
 - downstream: commands
 - upstream: command responses




Front End Device (FED)

- based on Spartan-6 FPGA
- fiber interface towards the PCC
- trigger in/out
- expansion connectors
 - 32-bit UHPI
 - parallel interface
 - serial interface
 - interlock
 - GPIOs
 - control/status signals...
- has to be connected to a baseboard




- first prototypes are currently being manufactured



Can you spot the FED inside the oven?

- sorry, no demo for today... available in December



- PCC – implement the remaining features
 - full featured sequences
 - full features measurements
 - complete command set for all PCO types
 - sequence (de)compression
 - driver support for CRB
 - pulse synchronization
 - GUIs
 - ...
- FED – implement the remaining features
 - CRB interface
 - set-point correction
 - FPGA bitstream update, multiboot
 - FED status and configuration (interlock)
 - ...

That's all

