

Grid: OneCode and FourAPIs

www.github.com/paboyle/Grid





Azusa Yamaguchi (University of Edinburgh) Peter Boyle (Brookhaven National Laboratory)

Background:

Grid is a C++11 high level library for lattice Gauge theory[1,2]

It aims to be performance portable across all modern architectures A number of LQCD software efforts make use of Grid for actions, algorithms (solvers, multigrid, HMC, contraction primitives) [3].

Portability in across the Exascale roadmap requires support for AMD (HIP), Intel (SYCL) and Nvidia (QUDA) GPUs in addition to vectorising multicore architectures. Grid is a single source and targets all of these APIs portably.



Summit IBM CPU, Nvidia GPU: CUDA

+ CPU computing is also not going away

Covariant programming:

SIMD and SIMT differ semantically in whether local variables are vectors or scalars

Naively poses a barrier to writing single source kernels which vectorise on CPUs and read coalesce on GPUs.

C++ automatic type inference lets you avoid naming the types (vector or scalar) so you can deduce the type according to the architecture following simply programming idioms.

Combined with accelerator_for abstraction capturing and offloading loop bodies in device lambda functions we can write high performance kernel code that runs on all four API's.

FourAPIs and OneCode

Portability 101 – abstract the interfaces	Performance Portability 102 – abstract the layout
// CUDA specific accelerator_inline int acceleratorSIMTlane(int Nsimd) { return threadIdx.x;	<pre>// SYCL specific accelerator_inline int acceleratorSIMTlane(int Nsimd) { returnspirv:initLocalInvocationId<3, cl::sycl::id<3>>()[2]; }</pre>
<pre>#define accelerator_for2d(iter1, num1, iter2, num2, nsimd,). { typedef uint64_t Iterator; auto lambda = [=] accelerator (Iterator iter1,Iterator iter2,Iterator lane) mutable { VA_ARGS; } </pre>	<pre>#define accelerator_for2d(iter1, num1, iter2, num2, nsimd,) theGridAccelerator->submit([&](cl::sycl::handler &cgh) { unsigned long nt=acceleratorThreads(); unsigned long nunm1 = num2; unsigned long nunm1 = num2; cl::sycl::range<3> local (nt,1,nsimd); cl::sycl::range<3> lobal(unum1,unum2,nsimd); cgh.parallel_for<class dslash="">{ cl::sycl::range<3>(global,local), for cl::sycl::range<3>(global,local), for cl::sycl::range</class></pre>
int nt=acceleratorThreads();	auto iter1 = item.get_global_id(0);
dim3 cu_threads(acceleratorThreads(),1,nsimd);	auto iter2 = item.get_global_id(1);

Wilson dslash kernel (sketch)

Same optimised kernel transforms covariantly between GPU and CPU

Return type of coalescedRead dictates whether SOA or scalar structs are processed in each logical thread

Thread interleaving happens naturally on GPU with memory resident data stored in SOA.

CPU processes loop as SOA data with good vectorisation.

Nvidia performance:

Excellent performance on ATOS sequ (e.g. Juelich Booster + Edinburgh Tui 6TF/s per node in multi-node operatic



Long term resolution:

- Peer-2-peer memory over NVlink, MPI ov
- 6.5TF/s

9

Aggre

• 7TF/s on 144x24x24x24 !!!





- 82% of L2 cache saturation,
- 76% of HBM saturation
- 36% FMA pipeline usage

Intel / Aurora

Fp32 Dw GF/s Memory BW GB/s

L, num1, iter2, num2, nsimd, ...) &](cl::svcl::handler &cgh) { orThreads();



dim3 cu_blocks ((num1+nt-1)/nt,num2,1); LambdaApply<<<<u_blocks,cu_threads>>>(num1,num2,nsimd,lambda);



Similar ideas to RAIA and Kokkos – use device lambda capture : lean internal interface to offload - HIP and OpenMP simila

HIP and OpenMP targets

<pre>// HIP specific accelerator_inline int acceleratorSIMTlane(int Nsimd) { return hipThreadIdx_z; }</pre>		// #de #de
#define accelerator_for2d(iter1, num1, iter2, num2, nsimd,) {	\mathbf{X}	#de th
typedef uint64_t Iterator;	N	
auto lambda = [=] accelerator	1	#de
<pre>(Iterator iter1,Iterator iter2,Iterator lane) mutable {</pre>	Ň	th
};	x I	#de
int nt=acceleratorThreads():	x I	
dim3 hip threads(nt.1.nsimd);	× I	#de
dim3 hip blocks ((num1+nt-1)/nt,num2,1);	Ň	th
hipLaunchKernelGGL(LambdaApply,hip blocks,hip threads,	Ň	
0,0,	Ň	
num1,num2,nsimd,lambda);	Ň	
}		

OpenMP specific efine accelerator efine accelerator_inline strong_inline

efine accelerator_for(iterator,num,nsimd, ...) \
hread_for(iterator, num, { __VA_ARGS__ });

```
efine accelerator_for(iterator,num,nsimd, ... ) \
read_for(iterator, num, { ___VA_ARGS__ });
```

efine accelerator_barrier(dummy)

efine accelerator_for2d(iter1, num1, iter2, num2, nsimd, ...)\ nread_for2d(iter1,num1,iter2,num2,{ __VA_ARGS__ });

Saturates memory bandwidth on both Iris XE max (DG1) and Arctic Sound

100

DG1	170-201 GF/s	58 GB/s
V100	1750 GF/s	850GB/s

AMD/Frontier - code ports and run, but performance is a work in progress.

GPUs (1,4,64,256)

10

Fugaku port by Nils Meyer / Regensburg

Conclusions:

Supercomputing companies are not helping scientific productivity with a proliferation of programming models.

There is hidden commonality as they are all based on vector computing

The semantic differences between CPU and GPU can be abstracted and high performance portable source written

Other codes may wish to adopt these techniques

٠

1000

1. Grid: A next generation data parallel C++ QCD library : arXiv:1512.03487 2. Performance Portability Strategies for Grid C++ Expression Templates : arXiv:1710.09409

- 3. Hadrons: https://github.com/aportelli/Hadrons
 - GPT: https://github.com/lehner/gpt
 - CPS: https://github.com/RBC-UKQCD/CPS
 - MILC: http://www.physics.utah.edu/~detar/milc/