


APTS carrier (OPAMP version)

# Wirebond diagram



Vias

**SIGNAL**

1<sup>st</sup> plane, signal traces

**Ground**

2<sup>nd</sup> plane, GND


**POWER**

3<sup>rd</sup> plane, POWER

**SIGNAL/GND**

4<sup>th</sup> plane, BIAS or ground


50 Ohm matching. Shortest wirebond possible



# MLR1\_APTS Footprint

Torino Ver 1.1 (2.03.2021)

- Bonding pad dimensions: 100x500  $\mu\text{m}$
- Bond length (min)  $\approx 1,8\text{mm}$
- Chip height = 500  $\mu\text{m}$  ?
- Bond length, estimated: 2.5mm
  
- MINIMUM possible distance between the pad centers= 1.5mm



# LAYOUT SKETCH

BOARD DIMENSIONS: ~6x6 cm<sup>2</sup>

CONNECTION TO PROXIMITY: PCI EXPRESS 98 pins

TEST POINTS?

CONNECTORS: UFL HIROSE


SMA SMT



7x7mm<sup>2</sup>



4x4mm<sup>2</sup>





## Comparing table for bias requirements

APTS	APTS	DPTS	CE65
OPAMP Version	SOURCE FOLLOWER Version		
<b>VBIAS: (tot:3)</b>	<b>VBIAS: (tot:1)</b>	<b>VBIAS: (tot:2)</b>	<b>VBIAS: (tot:1)</b>
VRESET (200 mV)	VRESET (200 mV)	VCASN (300 mV)	VRESET (1V; ?)
VCASN (750 mV)		VCASB (300mV)	
VCASP (300mV)			
<b>IBIAS: (5)</b>	<b>IBIAS: (5)</b>	<b>IBIAS: (4)</b>	<b>IBIAS: (6)</b>
IBIASN (-800 $\mu$ A)	IBIASN (-800 $\mu$ A)	IBIASN (+1 $\mu$ A; 1:1000 $\mu$ A)	BIAS_SF_MAT (1mA; 0:10mA)
IBIASP (+80 $\mu$ A)	IBIASP (+80 $\mu$ A)	IBIAS (+1 $\mu$ A; 1:500 $\mu$ A)	BIAS_SF_COL (100 $\mu$ A; 0:1mA)
IRESET (+1 $\mu$ A)	IRESET (+1 $\mu$ A)	IRESET (+1 $\mu$ A; 1:100 $\mu$ A)	BIAS_SF_NMOS_PIX (1 $\mu$ A; 0:10 $\mu$ A)
IBIAS3 (+800 $\mu$ A)	IBIAS3 (+800 $\mu$ A)	IDB (+10 $\mu$ A; 1:500 $\mu$ A)	BIAS_SF_PMOS_PIX (-1 $\mu$ A; 0:10 $\mu$ A)
IBIAS4 (+2,5mA)	IBIAS4 (-6mA)		DAC_IBIAS_A (0,8 $\mu$ A; 20xLSB )
Positive Current (+) from pin to gnd on board			DAC_IBIAS_B (10,72 $\mu$ A; 268xLSB)

# APTS carrier (SF version)

Things get trickier...

# Possible layouts: single ended vs differential



# Open points for both versions (page 1/2)

## LAYOUT

- SF: NO impedance matching [[discuss with chip designers](#)]
- SF: priority to trace shielding wrt capacitance reduction [[discuss with chip designers](#)]
- OA: 50-Ω matching (?) [[discuss with chip designers](#)]
- OA: pad or connector for oscilloscope (?) [[discuss with chip designers](#)]
- SF: equalise output-trace lengths (?) [[discuss with chip designers](#)]
- SF: reduce trace length AMAP [[of course](#)]
- Central pad to GND (?) [[discuss with chip designers](#)]
- OA: PW/HV (pins 13, 24, 48) double function (?) [[discuss with chip designers](#)]
- SF: PW (pins 13, 24, 48) single function (?) [[discuss with chip designers](#)]
- Are VH pulses fast (?) [[discuss with chip designers](#)]
- Is TRG speed-critical / does it need to be matched or terminated (?) [[discuss with chip designers](#)]
- Are the other digital signals (SEL and MUX) slow (?) [[discuss with chip designers](#)]
- Is VRESET stationary (?) [[discuss with chip designers](#)]
- SF: 16 single-ended or 32 differential output traces (?) [[discuss with chip designers](#)]
- SF: 16 traces (or diff. pairs) or MUX on carrier board (?) [[discuss with proximity-board designers](#)]
- Board size constraints (e.g. chip-connector distance...) (?) [[discuss with proximity- and OA-board designers](#)]

# Open points for both versions (page 2/2)

## LAYERS

- 4 layers (TOP/GND/POW/BOTTOM?) [discuss with proximity- and OA-board designers]
- Materials, thickness (1,6 mm for PCIe), tech. constraints (?) [discuss with proximity- and OA-board designers]
- Buried or top-layer signal traces (?) [discuss with proximity- and OA-board designers]

## COMPONENTS:

- Are bypass capacitors necessary on carrier board (?) [discuss with chip designers]
- If so, of which value (?) [discuss with chip designers]
- Other passive components (resistors, diodes, jumper...) (?) [discuss with chip designers]
- Voltage regulators needed on carrier board (?) [discuss with proximity-board designers]
- Other active components (buffer, SE/DIFF...) (?) [discuss with chip designers]

## CONNECTIONS:

- With proximity board (TBD), Edge Card type (?) [Probably a PCIe]
- 50-V (lemo?) connector [on Proximity or DAQ board]
- Allow for huge-curved-chip connection (?) [discuss with OA-board and HCC designers]
- Bias levels and quantity, DAC resolution on proximity (CE65 version) compatible with APTS (and possibly DPTS) (?) [discuss with proximity-board and chip designers]