


Contents

- 3. Introduction
- 4. Tracking at L1
- 5. Front End Processing
- 6. Back End Processing
- 7. Track Finding Algorithm
- 8. Back End Hardware
- 9. Online Software
- 10. Demonstrations
- 11. Looking Towards LS4
- 12. Conclusions

Introduction


- Triggering at CMS achieved in 2 stages:
 - Level 1 (L1): online reconstruction, small window
 - High Level Trigger (HLT): offline, uses full event dataset
- HL-LHC will produce large datasets
 - Up to 4000fb⁻¹
 - Will enable precise measurements of Higgs boson properties & searches for rare SM and BSM processes
- Cost of HL-LHC is an increase in pileup by an order of magnitude, from up to 200
- Increased luminosity will be a particular challenge for the trigger system




Tracking at L1

- Tracking information will be used for the first time at L1
- Presents an unprecedented challenge in data processing
 - Raw hit rate of approx. 400Tb/s
 - Decision window of 12.5μs (5μs for track reconstruction)
- On-detector filtering to reduce hit rate
- Off-detector reconstruction using next-generation Xilinx FPGAs on custom hardware

Level 1 Trigger Rate





Front End Processing

- **Novel** design for silicon tracker modules
 - Dual layer to allow determination of bend
- Only low bend (high p_{T}) hits sent to L1
 - Stubs below 2 GeV/c suppressed
 - Reduces data rate by a factor of 20
- FE ASICs located on the module perform initial processing, reduces required bandwidth to counting room.
- All stubs stored in a circular buffer on module for 12.5µs, before signal received from L1 to readout or discard event


PS modules (pixel-strip)


- Top sensor: 2x2.5 cm strips, 100 µm pitch
- Bottom sensor: 1.5 mm x 100 µm pixels



2S modules (strip-strip)


- Strip sensors 10x10 cm²






Back End Processing

- Outer Tracker split into 9, 40° sectors (nonants) in φ
- Data from each nonant first processed in 24 DTC boards (216 total)
 - o Decode optical link data
 - Convert stub coordinates from local to global
 - Route stubs to the appropriate TF board using a systolic array of FIFOs
- Each TF board handles all stubs in a nonant for 1 in every 18 events
 - o 9 x 18 (162) TFP boards required in total





Above: Diagram showing the algorithm for the DTC stub routing.




Track Finding Algorithm

- Seeds ("tracklets") formed of pair of stubs, collections of valid stubs generated using road-search algorithm
- Fitting of track helix parameters and identification of best candidates performed by Kalman Filter
- Makes use of <u>HLS</u> for development
 - Language similar to C++ for use in FPGAs intended to lower the barrier for contribution to project
- Extensions to algorithm to account for displaced tracks and improve efficiency for electrons now being considered









Back End Hardware

- ATCA form factor, up to 14 cards in a crate, each capable of **terabit** scale processing
 - DTC: <u>Serenity</u>TFP: Apollo
- Highly flexible design, will be used for other sub-detectors as well as other experiments
- FPGA technology allows for parallel processing at a level impossible on standard CPU architecture
- All variants have same fundamental design
 - Up to 2 Xilinx FPGAs
 - Optical links for data transfer (up to 200 links, each capable of up to 25Gb/s)
 - SoC for board control
 - 300-400W per card
- Algorithms developed using the <u>EMP</u> framework






Clockwise from top-left: Serenity ATCA card; Apollo ATCA card, eye diagram of a 25Gbps optical link on Serenity; cards installed at the




Online Software

- SoC on each BE processing card provides scope for edge computing within the system.
 - Individual control of cards
 - Calibrations & histogramming at a card level
- Leveraging use of industry software for control and monitoring
 - <u>Docker</u> + <u>Kubernetes</u>
 - RESTful APIs
- 3 Tier design
 - HERD: on-card processing
 - Shep: multi-card command and control
 - Crook: system-wide command, interface with CMS run control



Demonstrations



Looking Towards LS3


2022	First tests with final FE modules, final BE boards designed
2023	First slice tests with final hardware at TIF (~10 modules, 1 DTC, 1 TFP)
2024	First tracker sub-sections arrive at TIF, BE slice tests
2025	Tracker commissioning at TIF with 1-2 BE nonants, all boards produced and tested
2026	BE installed and commissioned at P5
2027	Tracker installed and commissioned at P5

Conclusion


- To achieve the physics goals of CMS during HL-LHC, the addition of tracking into the L1 trigger will be critical
- Many aspects of the project are coming together in preparation for future integration tests
- Extensions to the current algorithm are being considered
 - Displaced tracking + improving electron efficiency

Backup

CMS Detector Diagram



Tracker Layout



L1 Trigger Architecture

