



# Microchannel cooling

Oscar Augusto on behalf of LHCb VELO Upgrade and CERN PH-DT groups

University of Manchester


Forum on Tracking Mechanics 2021

17/05/21

### Outline

- Layout and manufacturing
- Bare substrate
- Connector
- Attachment of the fluidic connector
- Substrate
- Production
- Final remarks

#### Microchannel cooling substrate



### Layout

Race track like layout (500 µm)

Restrictions:

60 x 60 μm<sup>2</sup> (40 mm long) length: 40 mm long

Main channels:


dimensions: 120 x 200 µm<sup>2</sup>

length: 220 mm long

19 channels with approximately same total length (~30 cm)

Every channel has its own inlet and outlet hole (200 x 400 µm<sup>2</sup>)

The CO<sub>2</sub> distributions among the channels is done by the connector



### Advantages and disadvantages

### Advantages

- 1) Minimum material budget (500 µm Si)
- 2) Homogeneous material distribution
- 3) No CTE mismatch with the respect to the ASICs
- 4) High thermal efficiency
  - a) 140/240 µm Si between the coolant and electronics
  - b) Power dissipation up to 50W with nominal flow while module power < 30W
  - c) Very high thermal conductivity (Si 150W/m.K)
  - d) Very low temperature gradients over the substrate (couple of degrees)
- 5) Fast response to changes in power dissipation (low mass + evaporative cooling)
- 6) CO2 has high latent heat

### Disadvantages

- 1) More fragile than more conservative approaches:
  - (a) More robust than initially expected specially after the module assembly
- 2) Main contribution to the material budget comes from the fluidic connector (Invar)
- 3) High pressure validation due to evaporative CO<sub>2</sub> cooling (up to 186 bar)
- 4) Relatively high cost
  - (a) Alternative techniques (e.g.:buried channels [1][2])
  - (b) Potential reusability [3]

## Manufacturing at CEA LETI

Courtesy of CERN EP-DT group




Etching 550  $\mu$ m, double side polished Si (60  $\mu$ m ± 3  $\mu$ m, 115  $\mu$ m ± 6  $\mu$ m)



Etching of inlets and outlets



bonding of cap wafer with 400 nm at the bonding interface



Dicing by plasma etching



thinning of cap wafer to 240 µm (790 µm total thickness)




thinning of channels wafer to 260 µm (500 µm total thickness)




Metalization: Ti(200nm), Ni(350nm), Au(500nm)




## Wafer design




### Bare substrate quality control




Larger areas means reduced resistance to high pressure





Oscar Augusto

### Fluidic connector





### Fluxless fluidic connector soldering

More information [1][2]


Fluxless process to avoid long term corrosive effects in the cooling system








## X-ray tomography (Zeiss Metrotom@CERN)






## Substrates Q&C














### Transport per person



- Two level box can carry two microchannels at time
- Several transports during R&D phase without issues
- Transport by plane or car



Transport by consolidated truck or plane


48 cooling plates transported without casualties even though the transport is significantly harsher (> 20g)



#### Example of transport by personnel with up to 5g



#### **Production Evolution**



Typical rate of 1-2 plates per week


Overall yield of around 87% for detector level plates (A and B)

In total, 79 plates were processed after the R&D period

Potential to recover R&D plates if necessary

### Final remarks

- The evaporative cooling through microchannels in silicon has several advantages such as minimal material budget, no CTE mismatch and great cooling performance
- After the substrate manufacturing, the most challenging aspect related to this technique is the attachment of the fluidic connector
- Most of the production time was focused on the components preparation and inspections.
- The covid outbreak brought the additional challenge of the shipping without the personnel which was overcame successfully through *standard courrier* with a robust packaging
- Currently, the 61 detector level cooling plates have already been produced (52 needed for the detector) and extra plates are being prepared



Thank you for your attention!



The University of Manchester



## VELO upgrade Module Assembly

On behalf of the LHCb VELO group.


Gianluca Zunica

### **VELO Modules Assembly**

#### Outline:

- Two construction sites:
  - Manchester
  - Nikhef
- Bare module: Microchannel substrate
  + structural components
  - Substrate flatness
- · Tile glueing
  - · Tile position
  - Tile flatness
  - Glue thickness
- Hybrid glueing
  - Front-End, GBTx hybrids
  - Hybrid position
- HV tapes
- Wirebond
  - Pull test
- Tapes & cabling: Low Voltage foot connector & cables, bridge piece, interconnect & data tapes







### **Bare Module**

MicroChannel (MC) substrate (with soldered cooling pipes & connector) assembled with

- Carbon Fiber Legs
- Carbon Fiber midplate
- Aluminium foot
  - Measure MC flatness & compare with CERN measurements






One day needed for assembly (glue curing time)

Tiles (sensor+3 bump bonded asics) attachment to MC substrate is a crucial step:

• the glue layer is the only interface between the MC and the tiles: crucial for heat dissipation (30W in vacuum at operation conditions per module).

#### Glue requirements:

 good thermal conductivity, radiation hard, good ageing properties, good mechanical properties, ease of deposition, good match with silicon CTE






- Glue choice: Stycast 2850FT with catalyst 23LV: epoxy based adhesive (resin + filler mixed with liquid catalyst)
  - Good thermal conductivity: 1.1 W/mK
  - Radiation hard, good ageing properties
  - Good CTE -> can absorbe components Thermal expansion
  - Cons: hygroscopic catalyst

### Tile gluing: pattern optimisation

#### Extensive R&D carried out to optimise glue patterns:

- Target thickness: 80 μm -> good heat transfer & thermal dilatation absorbtion
- Target evenness:  $\pm 40 \ \mu m$  –> uniform glue layer == uniform heat dissipation
- Target coverage: 70% of the asic
- No air bubbles trapping when pressing down (air axpansion in vacuum+heat)
- Avoid splillage in-between asics -> cause electronic noise

Glass samples to observe patterns after pressing down






### Catalyst hygroscopy

Catalyst is hygroscopic -> layer of humidity deposit on the glue patterns before pressing down

- Could weaken the bond causing failures during the detector lifetime
- · The issue materialise only with ageing




Whitish area: water layer between surface and glue

Extensive R&D carried out

- Prepare and age glue patterns
- Understand how long does it take for the glue to get damp
- Come up with a solution "easy" to implement within the tile gluing procedure

 Dispensing procedure (4-5 min) is too long to avoid humidity absorbtion



#### Heat treatment


#### The solution:


· blow hot air onto the freshly deposited patterns



 Heating at 60°C for 1 minute removes most of the humidity








Confirm goodness of results with Shear force and Cantilever (peel) tests

Nik/hef

### **Shear Test**

#### Shear test:

- Applied shear force up to 20N, measure displacement at max load, age in oven and repeat
  - Max displacement <10 μm
  - No effect due to ageing (up to 2 years)
  - All samples survived





### Cantilever test


#### Cantilever (peel) test:

- Apply force to one end of the sample, age, repeat
- Applied force up to 500 N, no break & no ageing effects!
  - -> extremely good adhesion

Sample Name	Radiation[MRad]	Age time [H]	Thermal Cycles	Num. DCB test	DCB outcome	DCB max force [N]
						for the last test
11C	_	621	0	5	No break	499
12C	300	621	0	5	No break	498
13C	_	621	0	5	No break	500
14C	600	621	0	5	No break	501
16C	_	505	811	4	No break	502
17C	_	505	811	4	No break	501
15C	_	528	811	1	Broken in Araldite	319
18C	_	528	811	1 /	No break	498

Only breakage observed in the analdite interface








Measure

#### Gluing procedure:

- Align tiles (precision required <±30 μm) on jigs</li>
- Mix and deposit glue via robot dispenser
- Heat treatment
- Press onto microchannel
- Different approaches for construction sites:
  - Nikhef: pick-and-place machine, 2 tiles at the time
  - Manchester: assembly stages and jigs, 4 tiles at the same time








#### Pattern dispensing:


- Mix glue (5 min, 1000 RPM) with planetary mixer
- Monitor glue viscosity & decide dispense speed/pressure -
- Deposit glue via robot dispenser
- Optimised pattern: hourglass star

	Viscosity (mg)	Speed (mm/s)
	95 - 100	12.1
	90 - 95	11.5
	85 - 90	11.0
•	80 - 85	10.3
	75 - 80	9.7
	70 - 75	9.0
	65 - 70	8.4
	60 - 65	7.8









17 May 2021


Forum on Tracking Detector Mechanics 2021


- Heat treat patterns for 1 minute  $@60^{\circ}\text{C}$ 
  - -> Remove humidity from glue surface




- Press onto microchannel
  - Distance ensured by 3 micrometric screws
  - Press down within 1 minute to prevent humidity re-absorbtion







Let glue glue cure for 1 day







## Tiles metrology


- Tile positioning:
  - Target precision <30 μm
  - Sensor & asic fiducials

Target Glue thickness: 80 μm

• Target Tile flatness: ±20 μm









## Hybrid gluing

Glue the 4 Front End and 2 GBTx Hybrids (both sides):

- Precision required < 100 μm</li>
- Dispense glue (Loctite 5145)
- Nikhef: assembly hybrids and cables then glue all toghether
- Manchester: attach all hybrids, assembly tapes/cables at later stage

Check FE hybrids positioning







Procedure time: 1 day (glue curing time)


### Wire bonding

#### Both sides:

- Glue HV tape
- Wirebond FE hybrid to asic
  - 140 per asic
  - 1680 per module
- Pull sacrificial bonds -
  - 4 per asic








#### Record break strenght

- Assign grading
- Ideal target: all break strenght > 5 g

### Tapes & cables


#### Assemble (Manchester procedure):

- Interconnect tapes (FE to GBTx hybrids)
- Data tapes
- Bridge piece
- Low Voltage (LV) cables
- Low Voltage foot connector




### **Assembled Module**







### **Electrical Tests**

 All modules are tested for electrical and cooling performance before and after Thermal Cycling (TC)







### Conclusions

- Module assembly proceding smoothly
- All assembly steps followed by metrology and grading
- Special care put into glue layer quality
  - Crucial for module heat dissipation and mechanical soundness
  - Extensive R&D effort to address glue issues and procedure optimization
  - Shear and Peel test campaign to assess bonding quality
- Final Electrical tests to ensure the module works as intended




Consistent performance before and after termal cycling

## Backup slides


View of the hybrid gluing setup in Manchester: robot, jigs, turnplate (right)

#### **Glued Hybrids**







#### Shear test setup



## backup







17 May 2021

Slope (µm/N)

Forum on Tracking Detector Mechanics 2021

## Module grading

Tile gluing

Grades (mean  $\pm 2 \cdot \text{stdev}$ )

A (-40 μm, +120 μm)

B (-30 μm, +150 μm)

C (-20 μm, +180 μm)

Glue Thickness

F (outside)

#### Bare module

Grades (within  $\eta_{25} \& \eta_{75}$ )

- $A (\pm 50 \mu m)$
- (±100 µm)
- F (outside)

Wire bonding grading??

#### Substrate Flatness

- $B(\pm 75 \mu m)$

#### Tile Flatness Grades (mean $\pm 2 \cdot \text{stdev}$ )

- $A (\pm 20 \mu m)$
- B (±40 μm)
- C (±60 µm)
- F (outside)

#### Tile placement

Grades ( $\Delta x$ ,  $\Delta y$ )

- A (< 30  $\mu$ m)
- B (< 45 μm)
- C (< 60 µm)
- F (outside)

### Mechanical performance

#### IV scan

Grades (result interpretation – IV behaviour)

- A (all OK)
- B (minor issues)
- F (major issues)

#### Thermal performance scan Grades ( $\Delta T$ of ASICs)

- A (all < 5 °C)
- B (all near beam < 5 °C)
- C (one near beam < 7 °C)
- F (any > 7 °C)

#### Displacement measurement Grades (max displacement)

- A (< 100 μm)
- B (< 150 μm)
- (< 200 µm)</p>
- F (outside)

### Communication performance

#### **Equalization scan**

Grades (result interpretation noise, pattern and mask)

- A (all OK)
- B (minor issues)
- F (major issues)

#### PRBS test


Grades (BER per link)

- $A (all < 10^{-12})$
- B (any, different tape  $> 10^{-12}$ )
- (any, same tape> 10<sup>-12</sup>)
- $F (any > 10^{-10})$

#### Tiles assembly setup




The University of Manchester






The University of Manchester

Assembly stages




Turn plate + jig






Turn jig in pick&place machine



Transfer jig



#### Cooling performance

