

# Microchannel cooling

**Oscar Augusto on behalf of  
LHCb VELO Upgrade and CERN PH-DT groups**

University of Manchester


**Forum on Tracking Mechanics 2021**

17/05/21

# Outline

- Layout and manufacturing
- Bare substrate
- Connector
- Attachment of the fluidic connector
- Substrate
- Production
- Final remarks

Microchannel cooling substrate



# Layout

Race track like layout (500  $\mu\text{m}$ )

Restrictions:

60 x 60  $\mu\text{m}^2$  (40 mm long)  
length: 40 mm long




Main channels:

dimensions: 120 x 200  $\mu\text{m}^2$   
length: 220 mm long


19 channels with approximately  
same total length (~30 cm)

Every channel has its own inlet  
and outlet hole (200 x 400  $\mu\text{m}^2$ )

The CO<sub>2</sub> distributions among the  
channels is done by the  
connector



Main channel: 120 x 200  $\mu\text{m}^2$



Restriction: 60 x 60  $\mu\text{m}^2$

# Advantages and disadvantages

## Advantages

- 1) Minimum material budget (500  $\mu\text{m}$  Si)
- 2) Homogeneous material distribution
- 3) No CTE mismatch with the respect to the ASICs
- 4) High thermal efficiency
  - a) 140/240  $\mu\text{m}$  Si between the coolant and electronics
  - b) Power dissipation up to 50W with nominal flow while module power < 30W
  - c) Very high thermal conductivity (Si 150W/m.K)
  - d) Very low temperature gradients over the substrate (couple of degrees)
- 5) Fast response to changes in power dissipation (low mass + evaporative cooling)
- 6) CO<sub>2</sub> has high latent heat

## Disadvantages


- 1) More fragile than more conservative approaches:
  - (a) More robust than initially expected specially after the module assembly
- 2) Main contribution to the material budget comes from the fluidic connector (Invar)
- 3) High pressure validation due to evaporative CO<sub>2</sub> cooling (up to 186 bar)
- 4) Relatively high cost
  - (a) Alternative techniques (e.g.:buried channels [1][2])
  - (b) Potential reusability [3]

# Manufacturing at CEA LETI

Courtesy of CERN  
EP-DT group



Etching 550  $\mu\text{m}$ , double side polished Si  
(60  $\mu\text{m} \pm 3 \mu\text{m}$ , 115  $\mu\text{m} \pm 6 \mu\text{m}$ )



bonding of cap wafer with 400 nm at the bonding interface



thinning of cap wafer to 240  $\mu\text{m}$  (790  $\mu\text{m}$  total thickness)




thinning of channels wafer to 260  $\mu\text{m}$  (500  $\mu\text{m}$  total thickness)




Metalization: Ti(200nm), Ni(350nm), Au(500nm)




Etching of inlets and outlets



Dicing by plasma etching




# Wafer design








# Bare substrate quality control

Bonding (Scanning acoustic microscope)






Larger areas means reduced resistance to high pressure



# Fluidic connector

Invar 36 + Ni + Au metalization @ CERN



Manufactured @ Oxford



# Fluxless fluidic connector soldering

More information [1][2]

Fluxless process to avoid long term corrosive effects in the cooling system


### Silicon pretinning




Preform 62Sn36Pb2Ag  
100 [μm]

The diagram shows a dark grey silicon wafer with a small rectangular preform being placed on its surface. A photograph shows a circular silicon wafer mounted on a white support structure with various mechanical fixtures.

### Connector pretinning



The diagram shows a metal connector with two wires being inserted into a preformed hole in a silicon wafer. A photograph shows the connector being inserted into a hole in a silicon wafer held in a fixture.



Counter weight  
Silicon plate  
Connector  
Support  
Ball Support  
Solder layers


Light heating plate – ~27 [g],  
8", metallized silicon wafer

INVAR Connector  
5 Ni 10 μm  
Au 100 nm  
62Sn36Pb2Ag ~200 μm  
Au 500 nm  
Ni 350 nm  
Ti 200 nm  
Si substrate


The schematic shows a silicon plate held by a counter weight and support, with a ball support and a connector. The cross-section shows the layers: INVAR Connector, 5 Ni 10 μm, Au 100 nm, 62Sn36Pb2Ag ~200 μm, Au 500 nm, Ni 350 nm, Ti 200 nm, and Si substrate. A photograph shows the experimental setup with a light heating plate.

# X-ray tomography (Zeiss Metrotom@CERN)


**X-ray**



**3D X-ray tomography**



**3D X-ray tomography**



# Substrates Q&C

High pressure test up to 186 bar



Helium leak test (vacuum inside)



Adixen ASM 142

High pressure helium leak test (60 bar)




KEYENCE VR-3200



before soldering

after soldering

planarity measurement



min.

-60  $\mu\text{m}$

-50  $\mu\text{m}$

max.

+26  $\mu\text{m}$


+25  $\mu\text{m}$

variation

86  $\mu\text{m}$

75  $\mu\text{m}$


# Transport per person



- Two level box can carry two microchannels at time
- Several transports during R&D phase without issues
- Transport by plane or car



Example of transport by personnel with up to 5g



17/05/21

Transport by consolidated truck or plane


COVID

48 cooling plates transported without casualties even though the transport is significantly harsher (> 20g)

Oscar Augusto

12

# Production Evolution



Typical rate of 1-2 plates per week


Overall yield of around 87% for detector level plates (A and B)

In total, 79 plates were processed after the R&D period

Potential to recover R&D plates if necessary

# Final remarks

- The evaporative cooling through microchannels in silicon has several advantages such as minimal material budget, no CTE mismatch and great cooling performance
- After the substrate manufacturing, the most challenging aspect related to this technique is the attachment of the fluidic connector
- Most of the production time was focused on the components preparation and inspections.
- The covid outbreak brought the additional challenge of the shipping without the personnel which was overcome successfully through *standard courier* with a robust packaging
- Currently, the 61 detector level cooling plates have already been produced (52 needed for the detector) and extra plates are being prepared



Thank you for your attention!

# VELO upgrade Module Assembly

On behalf of the LHCb VELO group.

Gianluca Zunica




# VELO Modules Assembly

## Outline:

- Two construction sites:
  - Manchester
  - Nikhef
- **Bare module: Microchannel substrate + structural components**
  - Substrate flatness
- **Tile glueing**
  - Tile position
  - Tile flatness
  - Glue thickness
- **Hybrid glueing**
  - Front-End, GBTx hybrids
  - Hybrid position
- HV tapes
- Wirebond
  - Pull test
- **Tapes & cabling: Low Voltage foot connector & cables, bridge piece, interconnect & data tapes**




↓  
Electrical tests



# Bare Module

MicroChannel (MC) substrate (with soldered cooling pipes & connector) assembled with

- Carbon Fiber Legs
  - Carbon Fiber midplate
  - Aluminium foot
- 
- Measure MC flatness & compare with CERN measurements



One day needed for assembly (glue curing time)


# Tile gluing

Tiles (sensor+3 bump bonded asics) attachment to MC substrate is a crucial step:

- the glue layer is the only interface between the MC and the tiles: crucial for heat dissipation (30W in vacuum at operation conditions per module).

## Glue requirements :

- good thermal conductivity, radiation hard, good ageing properties, good mechanical properties, ease of deposition, good match with silicon CTE



- Glue choice: Stycast 2850FT with catalyst 23LV: epoxy based adhesive (resin + filler mixed with liquid catalyst)
- Good thermal conductivity: 1.1 W/mK
- Radiation hard, good ageing properties
- Good CTE → can absorb components Thermal expansion
- Cons: hygroscopic catalyst

# Tile gluing: pattern optimisation

Extensive R&D carried out to optimise glue patterns:

- Target thickness: 80  $\mu\text{m}$   $\rightarrow$  good heat transfer & thermal dilatation absorbtion
- Target evenness:  $\pm 40 \mu\text{m}$   $\rightarrow$  uniform glue layer == uniform heat dissipation
- Target coverage: 70% of the asic
- No air bubbles trapping when pressing down (air axpansion in vacuum+heat)
- Avoid spillage in-between asics  $\rightarrow$  cause electronic noise

Glass samples to observe patterns after pressing down

## First pattern


Snake pattern:

- Good coverage
- Prone to air trapping




Star pattern:

- Good coverage
- No air trapping
- Prone to spillage



Hourglass star pattern:


- Good coverage
- No air trapping
- No spillage



## Optimised pattern

Add bowing to all sides:


- Control spillage in both directions



# Catalyst hygroscoy

Catalyst is hygroscopic → layer of humidity deposit on the glue patterns before pressing down

- Could weaken the bond causing failures during the detector lifetime
- The issue materialise only with ageing




Whitish area: water layer between surface and glue

- Dispensing procedure (4-5 min) is too long to avoid humidity absorption

Extensive R&D carried out

- Prepare and age glue patterns
- Understand how long does it take for the glue to get damp
- Come up with a solution “easy” to implement within the tile gluing procedure



# Heat treatment

The solution:

- blow hot air onto the freshly deposited patterns






- Heating at 60°C for 1 minute removes most of the humidity



No heat treatment

1 min heating

Nik|hef






- Confirm goodness of results with Shear force and Cantilever (peel) tests

# Shear Test

Shear test:

- Applied shear force up to 20N, measure displacement at max load, age in oven and repeat
  - Max displacement <math><10\ \mu\text{m}</math>
  - No effect due to ageing (up to 2 years)
  - All samples survived




# Cantilever test



Cantilever (peel) test:

- Apply force to one end of the sample, age, repeat
- Applied force up to 500 N, no break & no ageing effects !  
→ extremely good adhesion

Sample Name	Radiation[MRad]	Age time [H]	Thermal Cycles	Num. DCB test	DCB outcome	DCB max force [N] for the last test
11C	—	621	0	5	No break	499
12C	300	621	0	5	No break	498
13C	—	621	0	5	No break	500
14C	600	621	0	5	No break	501
16C	—	505	811	4	No break	502
17C	—	505	811	4	No break	501
15C	—	528	811	1	Broken in Araldite	319
18C	—	528	811	1	No break	498



Only breakage observed in the araldite interface








# Tile gluing

Gluing procedure:

- Align tiles (precision required  $< \pm 30 \mu\text{m}$ ) on jigs
- Mix and deposit glue via robot dispenser
- Heat treatment
- Press onto microchannel
- Different approaches for construction sites:
  - Nikhef: pick-and-place machine, 2 tiles at the time
  - Manchester: assembly stages and jigs, 4 tiles at the same time






# Tile gluing

## Pattern dispensing:

- Mix glue (5 min, 1000 RPM) with planetary mixer
- Monitor glue viscosity & decide dispense speed/pressure
- Deposit glue via robot dispenser
- Optimised pattern: hourglass star

Viscosity (mg)	Speed (mm/s)
95 - 100	12.1
90 - 95	11.5
85 - 90	11.0
80 - 85	10.3
75 - 80	9.7
70 - 75	9.0
65 - 70	8.4
60 - 65	7.8






# Tile gluing

- Heat treat patterns for 1 minute @60°C  
→ Remove humidity from glue surface





- Press onto microchannel
- Distance ensured by 3 micrometric screws
- Press down within 1 minute to prevent humidity re-absorption




# Tile gluing

Let glue glue cure for 1 day




# Tiles metrology

- Tile positioning:
  - Target precision  $<30\ \mu\text{m}$
  - Sensor & asic fiducials




- Target Glue thickness:  $80\ \mu\text{m}$
- Target Tile flatness:  $\pm 20\ \mu\text{m}$

Glue thickness







Tile flatness



# Hybrid gluing

Glue the 4 Front End and 2 GBTx Hybrids (both sides):

- Precision required  $< 100 \mu\text{m}$
- Dispense glue (Loctite 5145)
- Nikhef: assembly hybrids and cables then glue all together
- Manchester: attach all hybrids, assembly tapes/cables at later stage
- Check FE hybrids positioning






Procedure time: 1 day (glue curing time)

# Wire bonding

Both sides:

- Glue HV tape
- Wirebond FE hybrid to asic
  - 140 per asic
  - 1680 per module
- Pull sacrificial bonds
  - 4 per asic




Record break strenght

- Assign grading
- Ideal target: all break strenght  $> 5$  g

# Tapes & cables



Assemble (Manchester procedure):

- Interconnect tapes (FE to GBTx hybrids)
- Data tapes
- Bridge piece
- Low Voltage (LV) cables
- Low Voltage foot connector







# Assembled Module




# Electrical Tests

- All modules are tested for electrical and cooling performance before and after Thermal Cycling (TC)


Cooling performance



Noise maps



Leakage Current



# Conclusions

- Module assembly proceeding smoothly
- All assembly steps followed by metrology and grading
- Special care put into glue layer quality
  - Crucial for module heat dissipation and mechanical soundness
  - Extensive R&D effort to address glue issues and procedure optimization
  - Shear and Peel test campaign to assess bonding quality
- Final Electrical tests to ensure the module works as intended





Consistent performance before and after thermal cycling

# Backup slides




View of the hybrid gluing setup in Manchester:  
robot, jigs, turnplate (right)

Glued Hybrids




# backup

## Shear test setup




# backup

## Shear test results



## Stycast + Cat23LV



# Module grading

# backup

## Tile gluing

### Bare module

#### Substrate Flatness

Grades (within  $\eta_{25}$  &  $\eta_{75}$ )

- A ( $\pm 50 \mu\text{m}$ )
- B ( $\pm 75 \mu\text{m}$ )
- C ( $\pm 100 \mu\text{m}$ )
- F (outside)

#### Wire bonding grading??

#### Glue Thickness

Grades (mean  $\pm 2 \cdot \text{stdev}$ )

- A ( $-40 \mu\text{m}, +120 \mu\text{m}$ )
- B ( $-30 \mu\text{m}, +150 \mu\text{m}$ )
- C ( $-20 \mu\text{m}, +180 \mu\text{m}$ )
- F (outside)

#### Tile Flatness

Grades (mean  $\pm 2 \cdot \text{stdev}$ )

- A ( $\pm 20 \mu\text{m}$ )
- B ( $\pm 40 \mu\text{m}$ )
- C ( $\pm 60 \mu\text{m}$ )
- F (outside)

#### Tile placement

Grades ( $\Delta x, \Delta y$ )

- A ( $< 30 \mu\text{m}$ )
- B ( $< 45 \mu\text{m}$ )
- C ( $< 60 \mu\text{m}$ )
- F (outside)

## Mechanical performance

#### IV scan

Grades (result interpretation

– IV behaviour)

- A (all OK)
- B (minor issues)
- F (major issues)

#### Thermal performance scan

Grades ( $\Delta T$  of ASICs)

- A (all  $< 5 \text{ }^\circ\text{C}$ )
- B (all near beam  $< 5 \text{ }^\circ\text{C}$ )
- C (one near beam  $< 7 \text{ }^\circ\text{C}$ )
- F (any  $> 7 \text{ }^\circ\text{C}$ )

#### Displacement measurement

Grades (max displacement)

- A ( $< 100 \mu\text{m}$ )
- B ( $< 150 \mu\text{m}$ )
- C ( $< 200 \mu\text{m}$ )
- F (outside)

## Communication performance

#### Equalization scan

Grades (result interpretation

– noise, pattern and mask)


- A (all OK)
- B (minor issues)
- F (major issues)

#### PRBS test

Grades (BER per link)

- A (all  $< 10^{-12}$ )
- B (any, different tape  $> 10^{-12}$ )
- C (any, same tape  $> 10^{-12}$ )
- F (any  $> 10^{-10}$ )

## Tiles assembly setup








# backup

## Turn plate + jig


Assembly stages



Turn jig in pick&place machine



Transfer jig



# backup

## Cooling performance

