

ABSTRACT

We present a 12-bits asynchronous SAR ADC with a low complexity digital on-chip calibration and just 2pF of total array capacitance. The ADC architecture utilizes a redundant weighting switching of 4fF MOM capacitors consuming 14 clock-cycles to complete the conversion. Taking advantage of redundancy, the weights of the MSB capacitors are estimated using the LSB array, thus it is possible to digitally compensate for the mismatch non-linearity directly over the ADC output. The circuit consumes 2mW on a core area of 300umX500um in 180nm CMOS technology. ENOB of 11.5-bits was post-layout simulated after calibration. Sample characterization is ongoing.

ONCHIP CALIBRATION

Mismatch calibration is a better solution for high-resolution SAR ADC, then chip-by-chip calibration is not necessary, which will reduce the testing costs. Calibration techniques with bearable complexity and small area performed during the system startup, without external components or signals, is an attractive strategy for the new generation of ASICs for HEP. Mismatch compensating allows us to reduce the array capacitor unit close to the limit imposed by kT/C noise and thereby leading to considerable energy and area reduction. Minimizing the total capacitance of the SAR ADC will relax the speed requirement of the voltage reference buffer and the input signal driver (analog Front-end output), which are commonly power-hungry blocks.

ADC FEATURES

- ♣ 2 bits of redundancy. More robust against conversion errors. 14 clock cycles to complete the conversion. The digital part decodes 14 bits to 12 bits (see Fig 1).

- ♣ Onchip comparator offset calibration (6 bits) before capacitor mismatch calibration (Fig. 2). The offset trimming provides a 20 mV tuning range with 1.25 mV of resolution.






- ♣ New technique for MSB capacitors (C_{i+1} to C_{13}) mismatch calibration using the LSB capacitors (C_0 to C_i) based on an improved approach from [1]. LSB capacitors are utilized to extract the real weights of the MSB capacitors. $3-\sigma$ estimated DNL caused by LSB capacitor is within 1 LSB, thus these not need to be calibrated. Calibration algorithm is illustrated in Fig.3. Knowing the real weights of the MSB capacitors, the digital output can be digitally decoded improving the linearity.

- ♣ The capacitive DAC is implemented for a 4fF MOM capacitors array. The MOM cell structure is shown in Fig. 4. The total input capacitance is only 2pF.

- ♣ It employs top plate sampling and monotonic switching [2] for half of the unit capacitors because the procedure has 14 decision steps but only 13 C-DAC actions.

- ♣ $1/2V_{REF}$ is used for the LSB capacitor reference voltage in order to reduce the MSB capacitor size by 1/2.

12-BIT SAR ADC ARCHITECTURE



REFERENCES

References

- [1] W. Tseng, W. Lee, C. Huang and P. Chiu, "A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters," in IEEE Journal of Solid-State Circuits, vol. 51, no. 10, pp. 2222-2231, Oct. 2016.
- [2] C. Liu, S. Chang, G. Huang and Y. Lin, "A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure," in IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731-740, April 2010.