





# Design, Production, Burn-in and Tests of the hybrid circuits of the Upstream Tracker at the LHCb detector

Federico De Benedetti, INFN Sezione di Milano  
On behalf of the LHCb UT group



## Introduction

- LHCb and Upstream Tracker overview
- SALT chip overview


## Hybrid Circuit Design

- Hybrid layout
- Hybrid simulations
- Hybrid prototype tests

## Hybrid Circuit Production

- Panel design
- ASIC sorting, gluing and alignment
- Wire bonding
- Burn-in test, hardware and software
- Electrical tests and grading
- Visual inspection and shipment

## Summary



## Single arm forward spectrometer


- Coverage:  $2 < \eta < 5$
- Designed for CP violation studies in b and c hadrons decays and their rare decays


*Precision of many physics measurements at LHCb statistically limited at the end of Run 2*



## LHCb Upgrade I - Run 3



- 5x luminosity  $\rightarrow L = 2 \cdot 10^{33} \text{cm}^{-2} \text{s}^{-1}$
- Goal 50  $\text{fb}^{-1}$  by 2030
- 40 MHz readout and full software trigger
- New tracker (VELO, UT, SciFi)
- New optics and PMTs of RICH 1, RICH 2






Sensor	Technology	Thickness	Length	Pitch	#
A	p-in-n	320 $\mu\text{m}$	99.5 mm	<b>187.5 <math>\mu\text{m}</math></b>	888
B	n-in-p	250 $\mu\text{m}$	99.5 mm	93.5 $\mu\text{m}$	48
C	n-in-p	250 $\mu\text{m}$	50.0 mm	93.5 $\mu\text{m}$	16
D	n-in-p	250 $\mu\text{m}$	50.0 mm	93.5 $\mu\text{m}$	16


- Four detection layers constructed using vertical “staves”.
- Single side silicon sensors mounted on both sides of the stave to eliminate any acceptance gap
- Finer segmentation in high-occupancy region.
- Inner-most sensors with circular cut-outs to maximize the acceptance near the beam line.
- Measure of XUVX coordinates:  $0^\circ$  and  $\pm 5^\circ$  strips providing stereo information.
- Four single side silicon sensor designs to cope with occupancy and radiation, produced by Hamamatsu.
- Evaporative CO2 cooling system embedded into the stave





## Analog input channels

## Analog power




- 128 channels. One 6 bit @40MHz ADC for each channel
- Digital Signal Processing (DSP) with **built-in common mode suppression algorithm and zero suppression.**
- Digital blocks: PLL, DLL, TFC, I2C, serializer, SLVS I/O, biasing DACs...
- Approx 550 mW of power dissipation
- *Total number of ASICs: 4192*
- *Total number of channels: 536000*
- PSRR lowest point near 40 MHz, hybrid PDN must be designed accordingly
- **Latest version: SALT V3.9 (improved SEU)**

# Hybrid Circuit Design and Test

- Hybrid layout
- Hybrid simulations
- Hybrid prototype tests




## VERA Hybrid



- 4 ASICs
- Sensor: Type A
- 4 copper layers, thickness: 320um
- 12 E-Links
- N. of produced hybrids 1080

<https://edms.cern.ch/document/2631774/1>

## SUSI Hybrid




- 8 ASICs
- Sensor: Type B,C,D
- 4 copper layers, thickness: 440 um
- 40 E-links
- N. of produce hybrids 110

[https://edms.cern.ch/file/2404958/1/WorkPackage\\_RELEASED\\_SUSI\\_v3.0.1\\_13-AUGUST-2020.zip](https://edms.cern.ch/file/2404958/1/WorkPackage_RELEASED_SUSI_v3.0.1_13-AUGUST-2020.zip)

## Common characteristics:

- Material: Low mass flexible circuit made by polyamide
- Power: low voltage @ +1.2V; high voltage @ +/-500V, sense lines for low voltage regulation
- I2C, Reset, Clock and TFC @ 40MHz SLVS

**PDN optimized to improve PSRR in the range 40 MHz – 80 MHz**






## SUSI Version 2 Issue 1

### High Voltage Filtering Node simulation

### Full HV Delivery Network - Input (CRATE) to Output (SENSOR INPUT)

NOTES: HV Wires from CRATE to Dataflex: CERN Store Catalog SCEM Code: 04.31.52.A



Equation


Eqn1  
bodeAmp=dB(Pr1.v/Pr2.v)  
bodePhase=phase(Pr1.v)



SubData+HV  
er=3.5  
h=0.6 mm  
t=18 um  
land=2e-4  
rho=0.022e-6  
D=0.15e-6




ac simulation

AC1  
Type=log  
Start=40 Hz  
Stop=1 GHz  
Points=370






Frequency [Hz]

<https://edms.cern.ch/ui/#!master/navigator/document?P:1039891368:100673277:subDocs>




- Several test performed:
  - on VERA with type A biased sensor
  - on SUSI with type B biased sensor
- Both VERA and SUSI show:
  - Great noise performances  $< 1$  LSB
  - Residual digital pickup at 40 MHz on pulse scan



- Several test performed:
  - on VERA with type A biased sensor
  - on SUSI with type B biased sensor
- Both VERA and SUSI show:
  - Great noise performances  $< 1$  LSB
  - Residual digital pickup at 40 MHz on pulse scan


# Hybrid Circuit Production

- Panel design
- ASIC sorting, gluing and alignment
- Wire bonding
- Burn-in test, hardware and software
- Electrical tests and grading
- Visual inspection and shipment






**VERA Panel – 8 circuits (32 ASICs)**





**SUSI Panel – 6 circuits (48 ASICs)**




- Final hybrids are arranged in panels of 350x235 mm
- Aim to:
  - Reduce PCB fabrication costs, ASIC and wire bonding assembly time, module production
  - Testing the hybrids through a dedicated connector



## Single hybrid cutout for module production












- Added an FR4 back panel as rigidizer for production assembly
- Bridges and voids for easy cutout
- Added ENIG wings for manipulating the hybrid with a vacuum pickup tool
- Slip fit dowel holes for pickup tool alignment






- Manual sorting done in Milan
- Wafer map with good/bad ASICs, provided by UZH
- More than 20 wafers (8000 ASICs) processed
- Yield 80%







- LOCTITE ABLESTIK 2902, bi-component glue with silver
- Electrically and thermally conductive
  - Cooling pipe located under the ASICs
- Optimal glue pattern studied for maximum coverage with no glue spill
- X-Ray for qualification










Alignment surface top view



- VERA assembly done using a vacuum pick-up tool developed in Milan
  - ASICs transferred from an alignment surface to the panel
- SUSI assembly done with an automatic pick and place machine from an external company
- Curing at 25°C for 1 day







## Statistics


Min=8.2gram, Max=12.1gram, Mean=10.4gram  
Count=22, Stdev=1.0

**Cpk=2.5**

(LSL=3.0gram)




- Wire bonding performed with Delvotec G4 6400
- Custom vacuum plates for holding the panel during the wire bond
- 99% Al + 1% Si 25 um diameter wire
- Two different wire disposition for VERA and SUSI hybrids
- Pull test for wire bonding qualification











- **Burn-in is introduced to detect premature failures of the produced modules**
- 7 days of burn-in at 60°C, hybrids fully powered, clocked and programmed via I2C
- Temperature, humidity and I2C monitoring
- **Capable to perform burn-in up to 10 panels at a time**





- **Voltage Regulator Module (VRM):** step down converter, custom design for 1.2V fine regulation with sense line.
- **Clock plugin:** 40 MHz SLVS buffer tree for clocking the hybrids.
- **Microcontroller board:** for burn-in monitoring and ASICs programming
- **Backplane:** I2C multiplexers





## Camera 1 - LHCb UT Burn-in Testing Interface

Local Time: 16:29:33  
Burn-in Elapsed Time: 0:0:0 Day: 0

	BOT	ADC	SAM	SHT3	Hum	Flux	3.3V	5V	I	BMP	BMP										
	[°C]	[°C]	[°C]	[°C]	[%]	[mT]	[V]	[V]	[mA]	[°C]	[Pa]										
TOP0	41.83	42.64	43.73	38.44	26.68	-0.37	3.25	4.98	160	0.00	0.00	BOT0,ENV,41.01,41.55,42.64,38.65,27.29,0.02,3.28,4.99,159,0.00,0.00									
TOP1	38.01	38.83	40.46	35.45	30.96	-0.19	3.26	4.99	171	0.00	0.00	TOP0,THERM,nan,0.00,0.00,0.00,0.00,0.00,81.19,71.63,88.71,92.77,81.97,84.33,77.70,73.13,0.00,0.00,0.00,0.00									
BOT0	41.01	41.55	42.64	38.65	27.29	0.02	3.28	4.99	159	0.00	0.00	BOT0,THERM,nan,0.00,0.00,0.00,0.00,0.00,76.17,77.32,76.94,91.14,78.47,90.73,69.76,70.13,0.00,0.00,0.00,0.00									
BOT1	36.37	38.01	39.10	35.02	32.79	-0.15	3.27	5.00	171	0.00	0.00	TOP1,THERM,78.47,83.15,78.86,82.36,80.80,88.31,87.91,91.95,90.73,74.27,94.00,96.48,81.97,89.92,83.15,91.95,76.94,85.52,77.32									
												BOT1,THERM,72.38,81.19,75.41,85.52,76.17,88.31,73.89,91.14,87.91,78.09,94.41,85.92,96.48,81.97,89.92,83.15,91.95,76.94,85.52,77.32									
												TOP1,ENV,38.01,38.83,40.46,35.45,30.96,-0.23,3.26,4.98,171,0.00,0.00									
												BOT1,ENV,36.37,38.01,39.10,35.02,32.79,-0.15,3.27,5.00,171,0.00,0.00									

### Thermistor Monitoring [°C]

TOP0	nan	0.00	0.00	0.00	0.00	0.00	81.19	71.63	88.71	92.77	81.97	84.33	77.70	73.13	0.00	0.00	0.00	0.00	0.00	0.00
TOP1	78.86	83.15	78.86	82.36	82.36	88.71	88.71	92.36	87.91	72.76	94.41	77.32	91.95	72.38	85.52	74.65	85.52	73.89	82.75	74.27
BOT0	nan	0.00	0.00	0.00	0.00	0.00	76.17	77.32	76.94	91.14	78.47	90.73	69.76	70.13	0.00	0.00	0.00	0.00	0.00	0.00
BOT1	72.38	81.19	75.41	85.52	76.17	88.31	73.89	91.14	87.91	78.09	94.41	85.92	96.48	81.97	89.92	83.15	91.95	76.94	85.52	77.32


### Register Monitoring

TOP0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BOT0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Programmed by Federico De Benedetti

Burn-in GUI V1.3 - BETA


- Java software for online monitoring
- Log function for offline analysis




Temperature monitoring





Humidity monitoring










- Java software for online monitoring
- **Log function for offline analysis**









- Automatic report of electrical test is generated

-----  
 AUTOMATIC SUMMARY OF PROBLEMATIC CHANNELS for  
 PANEL185\_AFTER-HYBRID8  
 -----

Noisy channels (RMS>3) BASELINE :  
 Noisy channels (RMS>3) NEG INJECT :  
 Noisy channels (RMS>3) POS INJECT :

-----  
 BASELINE Outliers |base-mean|<7 :  
 -----

Saturating BASELINE (modulus<29) :  
 Saturating NEG INJECT (modulus<29):  
 Saturating POS INJECT (modulus<29):  
 Low Gain (GAIN<10 ADC/mip) :

-----  
 STATISTICS OF TrimDAC CURVE  
 Number of channels : 512.0  
 -----


Intercept mean gaussian 7.35  
 Intercept sigma gaussian 1.71  
 Slope mean gaussian -0.0991  
 Slope sigma gaussian 0.0050  
 -----




Channels outside 5 sigmas of the intercept

Channels outside 5 sigmas of the slope  
 -----


- The hybrid is graded accordingly to the table, then uploaded to the official database


Grade	Problematic Channels
A+	0
A	1
A-	2
B+	3
B	4
B-	5
D	>5
F	Mechanical failure or short circuit






- Final optical inspection to detect mechanical problems as: scratches on pads, damaged wire bonds, damaged hybrids.....





- All the panels produced in Milano were shipped to Syracuse University (NY)
- Custom transport box developed for the panel
  - PLA 3D printed frame
  - Top and bottom aluminum plates
  - Stackable design
- Vacuum bag to protect the electronics against moisture
- **No damaged wire bonds due to the shipment**






## Hybrid production:

- 1080 VERA hybrids and 110 SUSI hybrids assembled and tested
- All the hybrids shipped to Syracuse University (NY) for stave assembly

## Stave production:

- Module construction for UT core done, spare module ongoing
- Stave construction is ongoing
- 25 fully instrumented stave at CERN + 5 stave ready for shipment
- All the stave flavours (A,B,C) have been produced





## Hybrid production:

- 1080 VERA hybrids and 110 SUSI hybrids assembled and tested
- All the hybrids shipped to Syracuse University (NY) for stave assembly

## Stave production:

- Module construction for UT core done, spare module ongoing
- Stave construction is ongoing
- 25 fully instrumented stave at CERN + 5 stave ready for shipment
- All the stave flavours (A,B,C) have been produced

## Detector plans:

- Start final stave test at CERN by November 2021
- **Aiming to finish the installation underground by February 2022**




# Backup Slides



- Pfeiffer vacuum pump used during production, for ASIC alignment and panel gluing



- Pickup tool for VERA ASIC alignment



- Custom vacuum plates designed for holding the panel on the wire bonder and the glue robot

