The Fast Beam Condition Monitor as a standalone luminometer of the CMS experiment at the HL-LHC

Mohammad Sedghi on behalf of CMS Collaboration

Isfahan University of Technology, European Organization for Nuclear Research (CERN)

Abstract

In the Phase-2 CMS upgrade, a luminosity uncertainty of 1% is targeted. To achieve this goal, measurements from multiple luminometers with orthogonal systematics are required. A standalone luminometer, the Fast Beam Condition Monitor (FBCM) is being designed for online bunch-by-bunch luminosity measurement. Its fast timing properties also enable the measurement of beam induced background. In this poster, the hardware architecture and the read-out protocol of the FBCM is presented. The expected performance with a simple behavioral model of an exposure of 1 MeV radiation will be shown.

Fast Beam Conditions Monitor (FBCM)

Each front-end module includes 21 silicon-pad sensors and the relevant electronics. Each hybrid port card includes three lpIGBT and three VTF+ to send and receive data via optical fibers. At the back-end, blades based on Advanced Telecommunications Computing Architecture (ATCA) will be employed to histogram the number of hits per BX.

Front-end with constant fraction discriminator as a case-study

The front-end ASIC could be designed with either a CFD or a fixed-threshold discriminator with time-walk compensation, the front-end ASIC is modeled as a CFD for this study. The choice between these two architectures will be made during the engineering design stage, taking into account performance and existing ASIC building blocks in 65 nm technology that can be adapted for use in the FBCM ASIC. The transimpedance amplifier is similar to that of the BCM15, and the CFD block has been inspired by the VTF3 architecture.

Block diagram of the front-end model developed for the FBCM digitizer, employing an amplifier followed by a CFD. \( C_{1} \) and \( C_{2} \) coupling and sensor capacitance, \( G_{a} \) amplifier gain, \( T_{CA} \) and \( T_{FD} \) CFD shaping network delay and the fraction parameter, \( V_{D} \) and \( V_{L} \) lower and upper thresholds of hysteresis comparators. The signals at nodes \( A \) and \( B \) are in differential pairs. The bottom-left panel depicts the output voltage at node \( A \) as function of accumulated injected charge. The bottom-right panel shows the variation of signals at nodes \( A \) and \( B \) with respect to time, assuming a sensor size of 2.89 mm² with collected charge of 4 FC.

Read-out protocol

A diagram for only 1 channel. Each lpIGBT supports 7 channels in this scheme.

Once a hit is received on a silicon-pad sensor, the generated ionization charge produces a short pulse. The signal will be amplified and shaped in the front-end ASIC, then a non-clocked digital output will be produced. The lpIGBT, a chip for low power gigabit transmission, continuously samples the output signal of the front-end channels. Then the data will be sent to the backend by versatile Link transceivers (VTF+).

FBCM readout architecture

Summary

The mean number of hits per BX (left), the deviation from linearity (center), and the statistical uncertainty in the rate (right) estimated at pileup 200 with an integration period of 1 second for 336 sensors, each with a area of 2.89 mm² at \( \mu \) = 14.5 cm.

Simulation results, assuming a CFD architecture, show that the FBCM will provide the acceptable statistical uncertainty and deviation from linearity by employing 336 silicon-pad sensors. In addition, the front-end with sensitivity to at least 6000 electrons will satisfy the timing constraints for an exposure of 1 MeV radiation equivalent fluence of 3.5 \times 10^{13} \text{cm}^{-2}. Even though this was studied with the assumption of using a CFD in the front-end, FBCM ASIC design will probably make the most use of existing 65 nm blocks, such as a fixed threshold discriminator with time-walk compensation.

References