




Science & Technology
Facilities Council



Carleton
UNIVERSITY



Jožef Stefan
Institute
Ljubljana, Slovenia



中国科学院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences



UNIVERSITY OF
BIRMINGHAM



Radiation damage investigation of epitaxial p-type silicon using Schottky and pn-junction diodes

E. GIULIO VILLANI, CHRISTOPH KLEIN, THOMAS KOFFAS, ROBERT VANDUSEN, GARRY TARR, PHILIP PATRICK ALLPORT, YIBO CHEN, LAURA GONELLA, IOANNIS KOPSALIS, IGOR MANDIC, FERGUS WILSON, HONGBO ZHU, YIBO CHEN, PEILIAN LIU

38TH RD50 WORKSHOP, 21-23 JUNE 2021



Schottky Project description and goals

- What:

- fabricate Schottky and n⁺p diodes on p-type epitaxial (50μm thick) silicon wafers
- doping concentrations as they are normally found in CMOS MAPS devices

- Why:

- investigate and gain a deeper understanding of radiation bulk damage in CMOS sensors.
- develop reliable damage models that can be implemented in TCAD device simulators (Synopsys or Silvaco)

- How:


- purchase of 6-inch wafers at five B-doped epitaxial levels (10^{13} , 10^{14} , 10^{15} , 10^{16} and 10^{17} cm⁻³) 25x each, total **125 wafers**
- fabrication process has started both at ITAC (RAL) and Carleton University Microfabrication Facility (CUMFF).
- tests will be carried out at RAL, Birmingham, JSI, CUMFF, IHEP



Design and layout of devices

5 type of devices proposed:

- #1: 2 mm \varnothing cathode with 0.4 mm \varnothing central hole, 10 x 10 mm² area
- #2: 1 mm \varnothing cathode, 0.2 mm \varnothing central hole, 5 x 5 mm²
- #3: 0.5 mm \varnothing cathode, no central hole, 2.5 x 2.5 mm²
- #4: 0.1 mm \varnothing cathode, no central hole, 0.5 x 0.5 mm²
- 'cell' with the previous 3 flavors (2,3,4) grouped together, to exploit wafer uniformity on small area
- #5: 6 TLM points for contact and epi resistance
- 2 masks only (metal and oxide)
- detailed description during the [35th RD50 workshop](#)








Design and layout of devices

5 type of devices proposed:

- **#1**: 2 mm \varnothing cathode with 0.4 mm \varnothing central hole, 10 x 10 mm² area
- **#2**: 1 mm \varnothing cathode, 0.2 mm \varnothing central hole, 5 x 5 mm²
- **#3**: 0.5 mm \varnothing cathode, no central hole, 2.5 x 2.5 mm²
- **#4**: 0.1 mm \varnothing cathode, no central hole, 0.5 x 0.5 mm²
- 'cell' with the previous 3 flavors (2,3,4) grouped together, to exploit wafer uniformity on small area
- **#5**: 6 TLM points for contact and epi resistance
- 2 masks only (metal and oxide)
- detailed description during the [35th RD50 workshop](#)





Fabrication details & comparison

RAL-ITAC

- Schottky fabrication process only, optimised on test wafers
- oxide deposition @150°C
- Al sputtering immediately after etching (no thin SiO₂ layer)
- Al lift off in Acetone ultrasonic tank



CUMFF


- pn-junction and Schottky processes, optimised on test wafers
- 6" substrate wafers laser cut into 4" or 6" wafer pieces
- high temperature thermal oxidation
- Al front metal thermal deposition, back Al via e-beam evaporation
- front metal patterning + etching

full details of fabrication processes in [E.G. Villani's talk from the 36th RD50 Workshop](#)



Project status



- 2x full 4-inch wafers with pn-junctions fabricated at CUMFF; multiple Schottky runs with $1e13$ wafer pieces
- 9 full Schottky wafers fabricated at RAL (5x $1e13$; 1x $1e14$, $1e15$, $1e16$, $1e17$ each)
- results cross-checked between institutes
- laser dicing at Scitech (RAL) for small samples used in DLTS and irradiation
- DLTS on Schottky and pn-junctions performed in Bucharest and at Semetrol (USA)





Schottky TCAD




- Al cathode/GR Schottky (Fermi pinning + e-tunneling + barrier lowering)
- SiO₂ interface states
- Al surface states + rounded cathode edges (need measuring)



TCAD simulation of 1 mm cathode device – simulated 2D structure of 5 mm (!)




IV simulations vs. test



Laser dicing :
 $\lambda=1028$ nm,
10 W
25 μ m Spot size

Area factors:
Cathode $1.88e3$
GR $1.04e4$










$CNL = 5.3$ [eV]
 $D = 1.5e - 7$ [cm]
 $N_{int} = 2.05e13$ [$cm - 2eV - 1$]
 $Q_{sox} = 4e11$ [$cm - 2$]



Laser dicing process introduces high density of charge \rightarrow might be responsible for GR current change
*TCAD simulation predicts BV at ~ 420 V discrepancy with test results (BV ~ 800 V), being investigated



CV measurements





Schottky barrier height

- Schottky barrier derived from CV measurement
- measured depletion voltage + depth:

	Layout #1 (2mm)	Layout #2 (1mm)
V_{dep}	7.715 V	4.03 V
D_{dep}	40.77 μm	36.17 μm

- diffusion potential inferred from the intercept of C^{-2} with the V axis using V_{dep}

$$V_d^{2mm} = 0.3343 \text{ V}$$




$$V_d^{1mm} = 0.3719 \text{ V}$$

- barrier height calculated from:

$$\phi_{bp}^{2mm} = 0.719 \text{ V}$$

$$\phi_{bp}^{1mm} = 0.756 \text{ V}$$

$$\phi_b = \underset{\substack{\uparrow \\ \text{from } 1/C^2 \\ \text{intercept}}}{V_d} + \frac{K \cdot T}{e} \cdot \left(\underset{\substack{\uparrow \\ \text{from C-V}}}{\ln\left(\frac{N_V}{N_A}\right) + 1} \right) - \underset{\substack{\uparrow \\ \text{barrier lowering} \\ \text{(fwd only)}}}{\Delta\phi}$$






Schottky barrier in TCAD

- experimental data of barrier height vs. metal workfunction for n-type Si


Metal	Si	Ge	GaAs
Al	0.58	0.48	-
Ag	0.54	0.50	0.63
Au	0.34	0.30	0.42
Ti	0.61	0.48	-
Hf	0.54	-	0.68
Ni	0.51	-	-
Pt	0.20	-	-

➤ assuming ~ the same for p-type

- $\phi_{bp} \sim 0.50-0.58$ eV reported in literature



band diagram





$CNL = 5.3$ [eV]
 $D = 1.5e - 7$ [cm]
 $N_{int} = 2.05e13$ [cm - 2eV - 1]



TCAD: space charge vs. bias


Space charge @ X=25 um





Reducing leakage current: MOS gate guard ring structure

- some diode runs on $1e13 \text{ cm}^{-3}$ wafer had high leakage currents
- tests showed that cause was formation of electron inversion layer
- expected typical behaviour after radiation damage in oxide
 - outlook to actual behaviour **after irradiation**
- mitigate by modifying the masks to isolate GR on oxide
- apply low negative V to gated GR
 - accumulation layer formation in interface
 - limit inversion layer




solve this issue **now**

⇒ improve performance of irradiated devices **later**



Reducing leakage current: MOS gate guard ring structure

- gated GR yielded expected results
- high leakage fully mitigated for $V_{GR} < -10V$
 - depending on oxide thickness
- devices even showed 'memory effect'
 - stable-ish charge traps in interface
 - further improvements during repeated scans
- try p-stop for comparison and more consistent (?) performance
- looking forward to effects on irradiated devices





Summary & outlook

- testing has proceeded successfully after shutdown periods last year
- general electrical characterisation from IV/CV measurements, very detailed trap characterisation from DLTS and TAS
- TCAD simulations of Schottky diodes ongoing
 - need to improve breakdown voltage simulation
- fabrication efforts at RAL and CUMFF has ramped up
 - adaptability and flexibility of processing shown

Outlook:

- new fabrication runs with updated mask (e.g. including new GR flavour)
- proton irradiations at Birmingham (in 2021), neutron irradiations at Ljubljana
- charge collection measurements


Backup



IV measurements




SCHOTTKY DIODES

- backplane + GR at GND
- all layouts tested





PN JUNCTIONS

- leakage current much higher than for Schottky by two orders of magnitude





Schottky barrier – Theory



$$\phi_b = V_d + \frac{K \cdot T}{e} \cdot \left(\ln \left(\frac{N_V}{N_A} \right) + 1 \right) - \Delta\phi$$

$$* \phi_b = \gamma \cdot (E_g + \chi_{si} - \phi_m) + (1 - \gamma) \cdot \phi_o$$

$$\gamma = \frac{\epsilon}{\epsilon + q^2 \cdot \delta \cdot D_{it}}$$

ϵ = permittivity of interface layer $\sim \epsilon_o$

δ = thickness of interface layer hp: 1-2 [nm][2]

D_{it} = interface states density \rightarrow [1.3-2.6]e13 [cm⁻² eV⁻¹]

The presence of metal-Si interface states affects the barrier height ϕ_b and diffusion potential V_d

* Cowley-Sze model with thin oxide insulating layer between Si-Metal

Metal	Si
Al	0.58
Ag	0.54
Au	0.34
Ti	0.61
Hf	0.54
Ni	0.51
Pt	0.20

[1]

Table 1. Experimental barrier height data for p-type silicon Schottky diodes

Metal	ϕ_m (eV)	ϕ_{ms}^p (eV)		ϕ_{ms}^n (eV) avg.	ϕ_{ms}^p (eV) (Ref. 3)	ϕ_{ms}^n (eV) (Ref. 3)
		From $\frac{1}{e^2} - V$	From $I-V$			
Ag	4.31	0.53	0.55	0.54	0.56	1.10
Al	4.20	0.57	0.58	0.58	0.50	1.08
Au	4.70	0.34 (210°K)	0.34 (210°K) 0.35 (250°K)	0.34	0.81	1.15
Cu	4.52	0.46 (280°K)	0.46	0.46	0.69	1.15
Ni	4.74	0.50	0.51	0.51	0.67	1.18
Pb	4.20	0.54	0.56	0.55	0.41	0.96

ϕ_m = metal work-function; ϕ_{ms}^p = barrier height on p-type silicon; ϕ_{ms}^n = barrier height on n-type silicon (Ref. 3).


estimate of $\phi_o \sim 0.38\text{eV}$ for neutrality level above BV edge

[1] R. W. Bene' et al.; J. Vac. Sci. Technol. 14:925 (1977)


[2] ITAC measurements & <http://dx.doi.org/10.1063/1.347181>



TCAD: electric Field vs. Bias





Electric Field(X) / e velocity vs. depth @ Y=0





TCAD: SiO₂ traps



Interface Defect	Level	Concentration	σ
Acceptor	$E_C - 0.4$ eV	40% of acceptor N_{IT} ($N_{IT} = 0.85 \cdot N_{OX}$)	0.07 eV
Acceptor	$E_C - 0.6$ eV	60% of acceptor N_{IT} ($N_{IT} = 0.85 \cdot N_{OX}$)	0.07 eV
Donor	$E_V + 0.7$ eV	100% of donor N_{IT} ($N_{IT} = 0.85 \cdot N_{OX}$)	0.07 eV

** Effects of Interface Donor Trap States on Isolation Properties of Detectors Operating at High-Luminosity LHC, DOI: 10.1109/TNS.2017.2709815*

Fixed oxide-charge (**Oxch**) density and interface traps (**Oxint**) included Interface traps distributed among 3 energy levels, Gaussian, $\sigma = 70$ meV Ratio Oxint/Oxch ~ 0.9

The presence of SiO₂- Si interface states affects leakage current between Cath and GR




DLTS measurements: pn-junction diode @Semetrol

DLTS spectrum:

- 2 maxima
- analysis with Gaussian deconvolution
⇒ peaks contain 2 traps each

trap params from Arrhenius plot:

Midpoint temp (K)	E_t (eV)	Sigma (cm^2)	N_t/N_s
170.6	0.293	$7.6\text{E-}16$	$9.7\text{E-}3$
182.8	0.310	$7.0\text{E-}16$	$2.1\text{E-}2$
241.8	0.430	$1.0\text{E-}15$	$7.6\text{E-}4$
258.5	0.536	$3.2\text{E-}14$	$3.5\text{E-}3$






DLTS measurements: Schottky diode @Bucharest

DLTS spectrum:

- 3 maxima from hole traps
- 1 minimum, most likely from surface/interface states

trap parameters ($V_{bias}=+5V$; $V_f=+1V$):

Defect	Temp (K)	E_a (eV)	Σ (cm ²)	Defect concentration (cm ⁻³)
H47	47	0.069	6.87E-17	2.49E10
H158	158	0.294	4.35E-16	9.32E11
Z197	197	0.439	1.85E-14	2.90E11
H285	285	0.611	3.76E-15	1.32E11






DLTS measurements: Schottky diode @Semetrol

DLTS spectrum:

- peak with 2 majority carrier traps
- 'minority' carrier trap
⇒ vanishes for reduced + shorter filling pulse
⇒ surface/interface states likely
- large majority carrier trap for larger filling pulses at room temperature

Midpoint temp (K)	E_t (eV)	Sigma (cm ²)	N_t/N_s
170	0.312	5.5E-15	7.8E-3
180	0.294	3.3E-16	2.2E-2






Thermal Admittance Spectroscopy (TAS)

- samples characterized with other spectroscopic techniques @Semetrol (DDLTS, IDLTS, IVT, PICTS, TAS)

TAS:

- measure capacitance C and conductance G as function of frequency and temperature
- defect contribution to C/G depending on test signal frequency and temperature
- steps in C or peak in G for thresholds
- steady-state measurement
- applicable for low-doped or high-resistivity materials, complements DLTS





Thermal Admittance Spectroscopy (TAS)

TAS analysis:

- higher trap energy in Schottky for similar peak
- second Schottky trap near mid-gap
- energy shift at different test voltages
 - field dependence of trap energy
 - might explain difference between Schottky and pn-junction (higher E-fields in pn diode)

Sample	V_{bias}	E_t (eV)	σ (cm ²)
PN	-1V	0.384	1.1E-16
Schottky	-1V	0.498	1.6E-14
Schottky	-2V	0.467	3.0E-15
Schottky	-1V	0.664	3.5E-13
Schottky	-2V	0.614	3.7E-14

