



The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links

Filippo Costa on behalf of the ALICE DAQ group






DATE software



DATE (ALICE Data Acquisition and Test Environment)



PHYSICS_1_PCA			00				
<u>File View Options</u> Permis	sions						
PHYSICS_1 Partition Control Agent							
HI running on aldaqecs01 with PID 20725							
	PCA More						
ALICE		PHYSICS					
	FERO RE	EADY: TRUE	More				
Global RUN number: 151724	RUN type: PHYSICS						
Para	meters and Options	for global operat.	ions				
HLT mode B	LDC: Local Record	ling OFF 🔽 GDC: mSt	ream Recording 🔽				
Access rights gra	anted to the PCA (c	orange background i	f missing locks)				
HLT	DCS	DAQ	TRIGGER				
Global operations 'allowed' / 'not allowed' by the online systems							
HLT system	DCS system	DAQ system	TRIGGER system				
TECHNICAL RUNS	TECHNICAL RUNS	TECHNICAL RUNS	TECHNICAL RUNS				
PHYSICS RUNS	PHYSICS RUNS	PHYSICS RUNS	PHYSICS RUNS				
PCA info: 12:19:02: {PHYSICS_1} ZDC DCS SOR command completed							



ALICE is a general purpose detector designed to study the physics of strongly interacting matter and the quark-gluon plasma in nucleus-nucleus collisions at the *CERN Large Hadron Collider* (LHC). The software framework of the ALICE DAQ (data acquisition system) is called

DATE

(Data Acquisition and Test Environment)


The current setup can deliver:

- a readout capability up to 1 Tb/s,
- an aggregate event-building bandwidth above 7.5 GB/s,
- a storage capability up to **4.5 GB/s** to mass storage.



How DATE collects data?









RORC & the DDL







The complete ALICE DAQ system contains	READOUT SPEED		
about 500 DDLs , that currently transmit in total 2.5 GB/s event data, with a dead-time		2010	2011
of less than 10%.	р-р	1.2 GB/s	Readout speed 20 GB/s assuming a compression of a factor ~7
	pb-pb	2.5 GB/s	





The Ethernet equipment ... Why to develop it?





Current Trigger rate	11198.800		
Average Trigger rate	10962.062		
Number of sub-events	1589499		
Sub-event rate	11198		
Sub-events recorded	1589496		
Sub-event recorded rate	11198		
Bytes injected	140041220040		
Byte injected rate	986.641 MB/s		
Bytes recorded	140040779520		
Byte recorded rate	986.641 MB/s	}	THROUGHPUT 990 MB/s



Hardware and spare components






Commercial transmission links with a throughput of **10 Gb/s** are a reality at an affordable price. Companies like **INTEL, HP, SUN**, provide several network boards with different options:

single/dual port, copper or optical fiber.

Spare components are easy to find, available on the market. The driver, provided by the company itself, ensures the compatibility of the board with commonly used O.S.s








With some links you are forced in a P2P (point to point) configuration. To connect all the readout board you need to install several cards, even if the total throughput could be read with a single link.








Using a switch it would be possible to collect data coming from all the FEE using a single NIC (network interface card) installed in the DAQ PC.








Still it would be possible to use a P2P connection if the system requires specific configuration.







Or share the bandwidth in 2 switches if the throughput is too big to be accepted by a single one






Protocol



Used protocol



TCP or UDP?



For the DATE Ethernet equipment we decided to choose one of these two protocols. But which one was the most appropriate to be used in a real data acquisition system?



TCP / UDP main characteristics




ТСР	UDP
 The GOOD: provides reliable, ordered delivery of a stream of bytes. 	 The GOOD: simple and fast protocol, easy to be implemented in hardware, does not require big resources.
 The BAD: heavy protocol to be implemented in hardware, each packet needs to be acknowledged and at high rate can become a problem. 	 The BAD: no reliability, ordering, or data integrity provides an unreliable service and datagrams may arrive out of order.



UDP chosen for DATE



UDP



We decided to use the **UDP protocol** for the Ethernet Equipment in DATE. Even if it is an unreliable protocol, can be easily implemented in hardware and the needed checks to ensure a good data acquisition can be added in the software








Data format



Data format



UDP packets of ~9KB (JUMBO FRAMES)






Data format












Busy algorithm



BUSY algorithm FEE








BUSY algorithm FEE










Error handling





FATAL	19:07:34	pcaldrefudp	equipmentList_	Arming RorcData: (ERROR 12204) the readout board (10.0.0.6) is not responding to the ping
ERROR	19:07:34	pcaldrefudp	readout	Error 12204 in routine ArmHw active equipment 2
FATAL	19:07:34	pcaldrefudp	readout	Fatal error in SOR phases, see details above
ERROR	19:07:35	pcaldrefudp	runControl	READOUT start phase timeout on ALONELDC
(
		0		



During the initialization, the software checks if the FEE is on and reachable, otherwise there is no reason to continue with the start of run procedure





ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 0 instead 9 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 1 instead 10 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 2 instead 11 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 3 instead 12 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 4 instead 13 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 5 instead 14 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 6 instead 15 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 7 instead 16 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 8 instead 17 run continues
ERROR	18:44:44	pcaldrefudp	equipmentList_ PACKET ORDER MISMATCH (eqld 1) @ EV 10668 received 9 instead 18 run continues

The UDP equipment checks the packet order, displaying error messages if a packet gets lost or duplicated.


The behavior of the software in this case is **PASSIVE**, it does not take action during the data taking.

The message contains all the necessary information to find back where the problem happened:

- ID of the link,
- event number,
- which packet was lost or duplicated.








the right network interface, as configured during the **slow control**.












SLOW control






Using different ports DATE can address different components connected to the readout board



























📴 .editDbTmpFile - /tmp/						
<u>File</u> <u>E</u> c	dit <u>S</u> earch	<u>P</u> references	Shell	Macro	<u>W</u> indows	<u>H</u> elp
[source	/home/da	qSRS/slow_d	contro	ol/slov	wControlConfig.sh	

DATE will execute a script during the **Start Of Run phase** configuring the FEE using the same link used for the data taking.





/bin/bash #! for i in 0 1 2 3 4 5 6 do echo "======== CONFIGURATION OF SRS CARD \$i" echo echo "set 10.0.\$i.2 -> 10.0.\$i.3" /home/daqSRS/slow control/slow control /home/daqSRS/slow control/set ip\$i.txt usleep 100000 echo "ADC \$i confia" /home/dagSRS/slow control/slow control /home/dagSRS/slow control/adc card\$i.txt usleep 100000 echo "FEC \$i confia" /home/daqSRS/slow control/slow control /home/daqSRS/slow control/fec\${i}TextPulse.txt usleep 100000 echo "APV \$i config" /home/dagSRS/slow control/slow control /home/dagSRS/slow control/apv\$i.txt usleep 100000 echo "PLL \$i config" /home/daqSRS/slow control/slow control /home/daqSRS/slow control/pll\$i.txt done

The script is a simple bash script ... nothing fancy here





10.0.7.2

IP of the board





PORT of the board



Slow control ... IP and ports



CONFIG. data






The SOFTWARE data generator

























🔊 UDF	DATA GENERATOR	(v. 1.9)	000															
<u>F</u> ile			<u>H</u> elp															
	# words x datagram	2243	[
	# datagrams 4 event																	
	pattern	alternate 🗸 🗸	🔲 СDH															
	timeout (us)	0		Number of events	t	o be	o be se	o be ser	to be sent	to be sent o	o be sent ou	o be sent out	o be sent out	o be sent out	o b <mark>e sent out</mark>	o b <mark>e sent out</mark> .	o be sent out.	o be sent out.
	# events	1000 🚔		Timeout between	2	cons	conse	consec	consecu	consecutiv	consecutive	consecutive	consecutive	consecutive	consecutive	consecutive	consecutive	consecutive
	# times	1		events														
	buffer size in packet	50																
	SENDER		c •															
		0.0.3 _ port 600	0 -															
	add ip																	
	m ip																	
			7 1															
		0.0.3 _ port 600	/ 🔳															
	add ip																	
	rm ip																	
	🗆 SING	LE EV START STOP																
Status:		UDP generator stopped																






🔤 UDP	DATA GENERATOR	(v. 1.9)		000
<u>F</u> ile				<u>H</u> elp
	# words x datagram	2243		
	# datagrams 4 even	10	🖶 📃 RAND	ом
	pattern	alternate	T CDI	ł
	timeout (us)	0	ŧ	
	# events	1000	*	
ſ	# times	1		
	buffer size in packet	50	1	
	-SENDER IP 10	0.0.3 👻	port 6006 🖨	
	add ip	.0.0.3	haur 10000 🛋	
	rm ip			
	RECEIVE	3		
			port 6007 🚔	
	add ip			
	rm ip			
		ILE EV START	STOP	
Status:		UDP generato	r stopped	









1 Gb/s connection







The HARDWARE data generator



HARDWARE data generator





PCI Express Stratix II GX Edition Development Kit ALTERA

Hardware:

- PCI-Ex interface,
- SFP transceivers (SFP+ compatible),
- 1 Gb/s RJ45.

VHDL:

Used More than IP CORE to interface the code to the Marvell 88E1111 GigE PHY Layer RJ45

Option of the core:

- 8/32-Bit FIFO interface (IN/OUT),
- Clock 125 MHz.


Protocol implemented :

- UDP,
- busy algorithm.




FPGA details












MORE THAN IP CORE : 1Gb/s link. 8 bit FIFO interface. (the 32 bit doesn't differ too much)








User VHDL code has to be connected to the *FIFO Receive interface* to read data coming from the Ethernet connector.

















How to send data





These are the basic instructions to start to send data out:

When the CORE is ready to receive data asserts the signal *ff_tx_rdy*.
 The user application asserts *ff_tx_wren* when wants to start to write data.
 The *ff_tx_sop* has to be raised when the first octet is wrote in the FIFO.
 ff_tx_eop indicates the end of frame.



HARDWARE data generator



DATEDAQ_TEST_DAQ::DAQ_TEST_CONTROL Operation File View Options Windows Status updated DAQTEST DAQTEST DAQTEST DAQTEST DAQR RC nunning on pcaldref16 with PID 10335		
Disconnected Configuration > Ready to start Data Taking Define Define Start processes Start Show Show HLT: wode A LDC: Local Recording OFF v GDC: eventBuilding OFF v	1 Gb/s	
RUN NUMBER: 72 Run Control Status: READY Trace Thu 19 14:53:50 (HI) Stop processes time: 4 seconds X Clear Thu 19 14:53:46 (RC) Disabling logbook update (STOPPED) Thu 19 14:53:46 (RC) Run 72 · DAQ_TEST - started 19 Nov 2009 14:53, stopped 19 Nov 2009 14:53 Debug Thu 19 14:53:46 (RC) Stopping Data Taking for run 72 Thu 19 14:53:29 (RC) Starting Data Taking for run 72 Pause Thu 19 14:53:28 (HI) Current RC options loaded from : DATE_CONFIG Thu 19 14:53:28 (HI) Start processes time: 4 seconds		

The board was connected to a PC running DATE using 1GB/s link. The communication is bi-directional. DATE at the start of run sends the configuration to the board, after the board is configured DATE is ready to take data.





The TESTs







O.S. CERN distribution SLC5 64 bit Kernel 2.6.18-238.9.1.el5

PC (standard desktop machine) CPU: Intel Core2 Duo 3.16GHz RAM: 4 GB

INTEL 10 Gb AT PCI Express Server adapter PCI Express 16x compatible







Test @ 1 Gb/s – SW data generator



	DAQ DAQ — Ru HI running on po		E Constanting Series (Series Series S		
Disconnec Configura Define Show		Ready to start Start processes AFFAIR EDM HLT: mode A V LDC: Local Recording OFF V GDC: eventBuilding OFF V	Data Taking Start Stop Abort	1 Gb/s	
RUN NUHBER Trace Clear Debug Pause Bigger Smaller	R : 72 Run Control Status : READY Thu 19 14:53:50 (HI) Stop processes time : 4 second 14:53:50 (RC) Disabling logbook update (STC Thu 19 14:53:46 (RC) Run 72 · DAQ_TEST - started Thu 19 14:53:46 (RC) Run 72 · DAQ_TEST - started Thu 19 14:53:46 (RC) Stopping Data Taking for run 7 Thu 19 14:53:29 (RC) Starting Data Taking for run 7 Thu 19 14:53:29 (RC) Starting Data Taking for run 7 Thu 19 14:53:29 (RC) Starting Data Taking for run 7 Thu 19 14:53:29 (RL) Start processes time : 4 second Thu 19 14:53:28 (HI) Start processes time : 4 second	DPPED) 19 Nov 2009 14:53, stopped 19 Nov 200 d by Logic Engine 2 2 n : DATE_CONFIG	9 14:53		

Each event: 10 packets of 2200 words Total event size: 88104 bytes (data + DATE header) Acquisition rate: 1.4 Khz Throughput: ~128 MB/s (the maximum allowed by this link)

UDP DATA GENERATOR	(v. 1.9)	000
<u>F</u> ile		<u>H</u> elp
# words x datagram	2243	
# datagrams 4 event		
pattern	alternate 🗾 CDH	
timeout (us)	0	
# events	1000 ÷	
# times		
buffer size in packet	50 单	
SENDER		
	0.0.3 _ port 6006 🚔	
add ip		
rm ip		
RECEIVER		
IP 10.	0.0.3 🝷 port 6007 🚔	
add ip		
rm ip		
	LE EV START STOP	
Status:	UDP generator stopped	

Current Trigger rate Average Trigger rate Number of sub-events Sub-event rate Sub-events recorded Sub-event recorded rate Bytes injected Byte injected rate Bytes recorded Byte recorded rate

1435.400
1302.167
39065
1435
39064
1434
3508818436
128.927 MB/s
3508548976
128.873 MB/s



Test @ 1 Gb/s – HW data generator



DAQ – Ru	EST CONTROL Status updated Status updated _TEST IN Control Idref16 with PID 5738 Idref16 with PID 10335				
	Ready to start Data Taking Start processes Start AFFAIR EDM HLT: wode A Abort LDC: Local Recording OFF GDC: eventBuilding OFF	1 Gb/s			
Trace Thu 19 14:53:50 (HI) Stop processes time : 4 seconds Clear Thu 19 14:53:50 (RC) Disabling logbook update (STOF Thu 19 14:53:46 (RC) Run 72 - DAQ_TEST - started 1 Debug Thu 19 14:53:46 (RC) END_of_RUN request received	PPED) 9 Nov 2009 14:53, stopped 19 Nov 2009 14:53 1 by Logic Engine				
Pause Thu 19 14:53:46 (RC) Stopping Data Taking for run 72 Thu 19 14:53:29 (RC) Starting Data Taking for run 72 Bigger Thu 19 14:53:28 (HI) Current RC options loaded from	: DATE_CONFIG		Curre	ent Trigger rate	1208.600
Smaller Thu 19 14:53:28 (HI) Start processes time : 4 seconds	s [>] \/		Avera	age Trigger rate	770.088

FIFO 8 bit interface

Each event: 10 packets of 2200 words Total event size: 88104 bytes (data + DATE header) Acquisition rate: 1.2Khz Throughput: ~110 MB/s

Current Trigger rate	120
Average Trigger rate	77
Number of sub-events	26183
Sub-event rate	1208
Sub-events recorded	26182
Sub-event recorded rate	1208
Bytes injected	23067
Byte injected rate	106.47
Bytes recorded	23064
Byte recorded rate	106.44

	1208.600
	770.088
	26183
	1208
	26182
e	1208
	2306731236
	106.477 MB/s
	2306466936
	106.442 MB/s
e	1208 2306731236 106.477 MB/s 2306466936



Test @ 10 Gb/s



000 <u>H</u>elp

1

÷

* • •

🕶 port 6006 🚔

🔻 port 6007 👙

STOP

START

P generator stopped

_ CDH

Θ		T_DAQ::DAQ_	TEST_CONTROL	000					R (v. 1.9)
<u>File Vie</u> r	w <u>O</u> ptions <u>W</u> indows			Status updated				<u>F</u> ile	
		DAQ)_TEST					# words x datagran	n 2243
	🗖 DAQ	$-\mathbf{P}_{\mathbf{r}}$	un Contro	~1				# datagrams 4 even	it 10
		- N)T				pattern	alternat
ALIC			caldref16 with PID 5738 caldref16 with PID 10335					timeout (us)	0
	nc	uning on pu						# events	1000
Disconne			Ready to start	Data Taking				# times	1
Configura Define	ation Run Paramete	<u>I'S</u>	Start processes	Start				buffer size in packe	
Denne			AFFAIR EDM	Stop	<	10 Gb/s			0.0.0.3
Show	Show		HLT: mode A	v Abort				add ip	1.0.0.3
							· ·	rm ip	
			LDC: Local Recording OFF	V				RECEIVE	R
			GDC: eventBuilding OFF	V					0.0.0.3
								add ip	
RUN NUMB	ER : 72 Run Control Statu	s : READY						rm ip	
Trace	Thu 19 14:53:50 (HI) Stop process								GLE EV
Clear	Thu 19 14:53:50 (RC) Disabling log Thu 19 14:53:46 (RC) Run 72 - DAC			ov 2009 14:53				Status:	UDP
Debug	Thu 19 14:53:46 (RC) END_of_RU							Journal 1	
Pause	Thu 19 14:53:46 (RC) Stopping Dat								
	Thu 19 14:53:29 (RC) Starting Data Thu 19 14:53:28 (HI) Current RC o						Curr	ent Trigger rate	
Bigger	Thu 19 14:53:28 (HI) Start process						Cum	ent mygeriate	
Smaller							Avor	age Trigger rate	

Each event: 10 packets of 2200 words Total event size: 88104 bytes (data + DATE header) Acquisition rate: 11 Khz Throughput: ~990 MB/s


Current Trigger rate	11198.800
Average Trigger rate	10962.062
Number of sub-events	1589499
Sub-event rate	11198
Sub-events recorded	1589496
Sub-event recorded rate	11198
Bytes injected	140041220040
Byte injected rate	986.641 MB/s
Bytes recorded	140040779520
Byte recorded rate	986.641 MB/s



EVENT SIZE Vs. THROUGHPUT




event Size (KB) Vs. throughput (MB/s)





Test @ 10 Gb/s





Total event size: random Acquisition rate: 2.5 Khz Throughput: ~1 GB/s


Current Trigger rate	2548.400
Average Trigger rate	10681.146
Number of sub-events	5596921
Sub-event rate	2548
Sub-events recorded	5596921
Sub-event recorded rate	2548
Bytes injected	504599281528
Byte injected rate	1.025 GB/s
Bytes recorded	504598515720
Byte recorded rate	1.025 GB/s



Test with more than one client



DATE Gb ethernet readout








Real application



Using DATE and the UDP equipment in real application



RD51 collaboration is currently using DATE and the UDP equipment as MAIN DAQ system



8 readout boards + 1 SWITCH 1 Gb/s + DATE = readout system

Using DATE and the UDP equipment in real application



RD51 collaboration is currently using DATE and the UDP equipment as MAIN DAQ system



portable DAQ system



Conclusions @ 1Gb/s



- Detectors with small throughput can build cheap readout system (PC + 1 Gb/s PCI-Ex card < 1000 USD).
- No time needed for "extra" development.
- Flexibility in the configuration.





- Cost of the hardware is going to lower in the future. (10 Gb/s => 300/1000 USD)
- Prospect for higher throughput is very good: *"Researchers create two 100 terabit per second optical connections*" http://www.engadget.com/2011/05/01/researchers-create-two-100-terabit-per-second-optical-connection/
- Good performance at 10 Gb/s.





Thank you for your attention.

If you are interested in this development you can contact me at this address

filippo.costa@cern.ch

Or contact the ALICE DAQ GROUP:

http://ph-dep-aid.web.cern.ch/ph-dep-aid/