

# Ultra-thin fully depleted DEPFET active pixel sensors

- Thin DEPFETs for SuperKEKB and ILC
- Thinning Technology
- 50 $\mu$ m thin DEPFETs ..

L. Andricek<sup>a,b</sup>, K. Gaertner<sup>f</sup>, K. Heinzinger<sup>b,c</sup>, C. Kiesling<sup>a</sup>, C. Koffmane<sup>a,b</sup>, G. Liemann<sup>a,b</sup>, D. Miesner<sup>b,e</sup>, H.-G. Moser<sup>a,b</sup>, J. Ninkovic<sup>a,b</sup>, C. Oswald<sup>d</sup>, A. Plis<sup>a,b</sup>, R.H. Richter<sup>a,b</sup>, A. Ritter<sup>a,b</sup>, G. Schaller<sup>b,e</sup>, J. Scheirich<sup>d</sup>, M. Schnecke<sup>a,b</sup>, F. Schopper<sup>b,e</sup>, B. Schweinfest<sup>b,c</sup>, J. Treis<sup>b,c</sup>, A. Wassatsch<sup>a,b</sup>

<sup>a</sup> Max-Planck-Institut für Physik, München, Germany

<sup>b</sup> MPI Halbleiterlabor, München, Germany


<sup>c</sup> PNSensor GmbH, München, Germany

<sup>d</sup> Charles University, Prague, Czech Republic

<sup>e</sup> Max-Planck-Institut für extraterrestrische Physik, Garching, German

<sup>f</sup> Weierstrass Inst. für angewandte Analysis und Stochastik, Berlin, Germany



## DEPFET in a nutshell



- **fully depleted sensitive volume**
  - fast signal rise time (~ns), small cluster size
  - **double sided processing**
- Fabrication at MPI HLL
  - Wafer scale devices possible
  - no stitching, 100% fill factor
- no charge transfer needed
  - faster read out
  - better radiation tolerance
- Charge collection in "off" state, read out on demand
  - potentially low power device
- **internal amplification**
  - charge-to-current conversion
  - **r/o cap. independent of sensor thickness**
  - **Good S/N for thin devices → ~40nA/μm for mip**

→ Thin active pixel sensors for Belle II and future e+e- colliders


# ILC VXD vs. SuperKEKB PXD (from a DEPFET point of view)



-: radii: 15, 26, 37, 48, 60 mm	14, 22 mm
-: ladder length: 125mm(L0) and 250mm(L1-4)	136 mm(L0) and 169mm(L1)
-: sensitive width: 11mm (L0), 15mm(L1), 22mm(L2-4)	12.5mm (L0, L1)
-: number of ladders: 10/11/12/16/20 → 130 sensors	8/12 → 40 sensors
-: pixel size: ≈20 µm	50x50 µm <sup>2</sup> (L0) 50x75 µm <sup>2</sup> (L1)
-: Row rate: ≈40 MHz	≈10 MHz
-: number of pixels: ≈800 Mpix	≈8 Mpix



minimal material for both!!! for sensor and support!!!

# Processing thin detectors - the SOI approach



b) wafer bonding and grinding/polishing of top wafer

c) process → passivation



d) anisotropic deep etching opens "windows" in handle wafer

**The DEPFET thickness becomes a free parameter, adjustable to the needs of the experiment!**


Key Process Modules:

- : Wafer Bonding and thinning of top layer (external)
- : Sensor fabrication on SOI
- : Etching of the Handle Wafer
- : Litho on extreme topographies



Developed for ILC VXD, the technology found its way into other projects:

- : 50 µm thin **DEPFETs** for Belle II PXD (will be 75 µm finally)
- : production of thin (75 and 150 µm) **pixel sensors** ATLAS upgrade
- : production of **Geiger-mode APDs (Simpl)** on 70 µm top layer

- integrated silicon frame




## PXD6: prototyping for Belle II and ILC




- 8 SOI wafers (50 top layer, 400 µm handle wafer)  
+ 2 reference wafers on std. 450µm material
- Pixel design and material ("low res" FZ) adapted to 50 µm top layer thickness ( $V_{fd} \approx 15V$ ), extensive device simulations to find the right geometry for the optimal electric field shape
- About 100 test matrices in different variations
  - pixel sizes from 20 µm to 200 µm
  - shorter gate length,
  - improved clear structures,
  - various field shapes..
- Technology variations on the wafer level (new dry etch techniques..)
- 4 half-ladders for Belle II with the most promising design options

## PXD6: prototyping for Belle II and ILC




- SOI fabrication
- 9 Implantations
- 19 Lithographies
- 2 Poly-layers
- 2 Alu-layers
- back side processing (etching and lithography steps)
- sums up to 89 steps with 1-5 WD each
- in between:
  - a lot of inspection steps!
  - process control, dummy wafer production..

**front side processing**



**handle wafer removal**






CV measurements:


- ✓ Full depletion as expected 10..15 V
- ✓ from  $C_{min}$ : thickness **is** 50  $\mu\text{m}$  ☺

IV measurements:  $I_{rev} \approx 200 \text{ pA/cm}^2$




- DEPFET (and MOSFET) input characteristics  $\rightarrow V_{th}$


MOSFET with all implants ( $\rightarrow$  DEPFETs) have as expected a  $V_{th} \sim 0V$






## IR micrographs




## distortions – bow and warp




gravity effect =  $\Delta y/2$



- first tests with the well known ILC prototype system




→ layout of the sensor has changed and so did the connections to the read-out system!!



creative bonding on the front

Many thanks to Danilo,  
our wire bond expert!!!




wire bonds on 50 µm Si on the back

latest results with the Belle II read-out system shown on Friday by Jelena Ninkovic



# ● signal measurements I – Cd109

- 2 DUTs: 32x64 pixels Belle II PXD design, L=6  $\mu\text{m}$ , pixel size 50x75  $\mu\text{m}^2$ , same design on front
  - ▷ I : 450  $\mu\text{m}$  standard FZ material
  - ▷ II: 50  $\mu\text{m}$  SOI




Thick: 7 clusters/frame

- ▷ 22keV photons
- ▷ ~6000 e/h pairs
- ▷ does not depend on t!
- ▷ but count rate is reduced
- ▷ photons just pass w/o conversion




Thin: 0.28 clusters/frame




## ● signal measurements II – Sr90

- 2 DUTs: 32x64 pixels Belle II PXD design, L=6  $\mu\text{m}$ , pixel size 50x75  $\mu\text{m}^2$ , same design on front
  - ▷ I : 450  $\mu\text{m}$  standard FZ material
  - ▷ II: 50  $\mu\text{m}$  SOI




- ▷ from Cd90 we know: 1 ADU  $\rightarrow$  19.8 e $^-$
- ▷ Sr90 signal with 50 $\mu\text{m}$ : 210 ADU  $\rightarrow$  4164 e $^-$
- ▷ expect  $\sim$ 80e $^-/\mu\text{m}$  for a mip:  $\sim$ 4000 e $^-$  for 50 $\mu\text{m}$
- ▷ signal(450 $\mu\text{m}$ ) : signal(50 $\mu\text{m}$ ): 8.2


- ▷  $\beta$  source,  $\sim$ 2MeV end energy, close to mip
- ▷ photons and LE e $^-$  blocked by 4.3 mm plastic
- ▷ external scintillator trigger below the sensor



## ● Summary

- The thinning technology, developed on mechanical and electrical test vehicles was successfully integrated in the latest DEPFET production run.
- The thickness of the final active area is pre-defined by the thickness of the device layer of SOI the wafers. In this way the final thickness becomes a free parameter adjustable to the requirements of the experiments.
- Although developed for and qualified with DEPFETs, the technology is applicable to all kinds of double side processed fully depleted sensors
- The production of the first thin DEPFETs was a major milestone in the Belle II PXD project.
- First test show that thin DEPFETs have the expected performance. More tests, in particular beam tests to measure the single point resolution of thin active pixel sensors will follow.








Backup slides follow

# ● H 3.0.21 450 $\mu$ m thick DEPFET matrix & $^{90}\text{Sr}$

$\beta$  Source 43mm plastic +extr trigger cuts seed 800ADU thr 600ADU





## ● micro joint between half-ladders

- ▶ butt-joint between two half-ladders
- ▶ reinforced with 3 ceramic inserts
- ▶ 2x300µm dead area per ladder

Mechanical tests → remarkably robust!!

Bowing: up to 1mm sagitta (over 10 cm)



Tension: 40 to 60 N, then the Silicon broke






Thinning procedure and the entire technology qualified in R&D on many mechanical, thermal, and electrical samples (diodes, MOS).

→ ready for a real run!


## Micro joint between half-ladders



gravity effect =  $\Delta y/2$




## self supporting all-silicon module



## Total Material Budget within the Sensitive Volume (Belle II)

- sensitive area of the first layer ladder:  $1.25 \times 9.0 \text{ cm}^2$  (1.5x9.0 incl. frame), 75  $\mu\text{m}$  thin
- support frame: 0.1+0.2 cm, 420  $\mu\text{m}$
- Switcher-Sensor Interconnect: Gold stud bumps, one bump/connection,  $\Phi=48 \mu\text{m}$
- Cu Layer  $t=3 \mu\text{m}$ , 50% coverage in acceptance
- Switcher dimensions:  $0.15 \times 0.36 \text{ cm}^2$
- Number of Switchers: 12 (32x2 channels per chip – gate and clear)
- Material reduction by frame perforation: 1/3



→ 0.19 % $X_0$  in total  
Silicon contribution (0.15%) experimentally confirmed

