

# A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS

E. Oberla, H. Grabas, M. Bogdan, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago

> K. Nishimura, G. Varner University of Hawai'l



Large-Area Picosecond Photo-Detectors (LAPPD) Collaboration

### Outline

- LAPPD Detector & electronics integration overview
- Waveform sampling ASIC specs & design

• Results

### Outline


- LAPPD Detector & electronics integration overview
- Waveform sampling ASIC specs & design

Results



# The LAPPD project

- Development of large-area, relatively inexpensive Micro-Channel Plate (MCP) photo-detectors
  - 8" x 8" phototubes = 'tile'
  - Gain >=  $10^6$  with two MCP plates
  - Transmission line readout no pins!
  - Fast pulses + low TTS ~30ps
  - Large active area




**LAPPD** Collaboration

# The LAPPD project

- Development of large-area, relatively inexpensive Micro-Channel Plate (MCP) photo-detectors
  - 8" x 8" tubes = 'tile'
- "Super Module":
  - 2x3 array of 8" tiles




*Much* more: Saturday 4-6pm, Ballroom 9



### **Detector -> Readout integration**

- Dual-end 50  $\Omega$  Transmission line readout up to 2 GHz bandwidth
- Waveform sampling ASICs readout both ends
  - $\rightarrow$  High channel density
  - $\rightarrow$  Low power



### **Detector -> Readout integration**


- Dual-end 50  $\Omega$  Transmission line readout up to 2 GHz bandwidth
- Waveform sampling ASICs readout both ends
  - $\rightarrow$  High channel density
  - $\rightarrow$  Low power
  - $\rightarrow$  Preserve timing information
  - Can we push certain limitations on current waveform sampling ASICs? *(i.e. sampling rate)*

#### $\rightarrow$ 130 nm CMOS



### Outline

- LAPPD Detector & electronics integration overview
- Waveform sampling ASIC specs & design



### **PSEC-3 ASIC**

Designed to sample & digitize fast pulses (MCPs):

- Sampling rate capability > 10GSa/s
- Analog bandwidth > 1 • GHz (challenge!)
- Relatively short buffer size
- Medium event-rate ۲ capability (~100 KHz)

#### $\rightarrow$ 130 nm CMOS

	LAPPD Collaboration		
ligitize			
	SPECIFICATION		
Sampling Rate	500 MS/s-15GS/s		
# Channels	4		
Sampling Depth	256 cells		

1 mV RMS

1.5 GHz

yes

256\*(Sampling Rate)<sup>-1</sup>

Up to 12 bit @ 2GHz

2 μs (min) – 16 μs (max)

Latency

Input Noise

Sampling Window

Analog Bandwidth


ADC conversion

Internal Trigger

### **PSEC-3** architecture


- Waveform sampling using Switched Capacitor Array (SCA)
  - 256 points/waveform
- On-chip Wilkinson digitization up to 12 bits
- Serial data readout @ 40 MHz
  - Region of interest readout capability
- Self-triggering option

#### 5-15 GSa/s Timing Generation:



**LAPPD** Collaboration


#### **PSEC-3 Evaluation Board**



- 4 channel, 5-15
  GSa/s "oscilloscope"
- 5V power
- Hardware trigger capability
- Accompanying USB DAQ software

# **Sampling Rate**


- Sampling rates adjustable 2.5 – 17 GSa/s
- Default setting of 10 GS/s, sampling lock with on-chip Delay-Locked Loop (DLL)



## **ADC performance**

- Wilkinson ADC runs successfully to 2GHz (registers can be clocked to 3GHz)
- Running in 10 bit mode:


700 ns conversion time (ramp ->0-1V) @ 1.6 GHz




**LAPPD** Collaboration

### **PSEC-3** noise

#### DC level readout:




#### **PSEC-3** noise




# Linearity & Dynamic Range


- Dynamic range limited to ~ 1V in 130nm CMOS (rail voltage = 1.2V)
- Good linearity observed



# **Analog Bandwidth**

• Sine wave data – overlay 100's of readouts:






Visible attenuation along chip input at higher frequencies

**LAPPD** Collaboration

- → input **much** too resistive  $(R_{in} \sim 160 \Omega)$
- $\rightarrow$  fall-off due to  $R_{in} C_{parasitic}$

## **Analog Bandwidth**

• Sine wave data – overlay 100's of readouts:





18

# Transmission Line-MCP readout with PSEC-3

2" x 2" Burle Planacon w/ custom PCB T-Line board

#### laser





**LAPPD Collaboration** 

F. Tang



#### PSEC-3 sampling @ 10 Gsa/s

# Transmission Line-MCP readout with PSEC-3

Sample waveforms voltage (V) -0.05 Stripline:  $t_{left} - t_{right}$ (preliminary) -0.1 -0.15 entries  $\chi^2$  / ndf χ<sup>2</sup> / ndf 20.71/27 35 22.55 / 24 -0.2  $30.26 \pm 2.28$  $16.61 \pm 1.44$ Ν Ν -0.25  $\mu_t$  $\mu_{t}$  $0.06907 \pm 0.00116$  $0.128 \pm 0.001$ 30  $\sigma_{t}$  $\sigma_{t}$ -0.3  $0.01609 \pm 0.00098$  $0.01297 \pm 0.00068$ 40 50 60 30 25 σ<sub>t</sub> ~ 17 ps σ, ~ 13 ps 20 assuming after time-15 nominal 100ps base per cell calibration 10 K. Nishimura's talk 5 (4:30)- novel timing 0 calibration technique 0.02 0.04 0.06 0.1 0.16 0.18 0.24 í٥. 0.08 0.12 0.14 0.2 0 ∆t (ns)

**LAPPD Collaboration** 


### **PSEC-3 + (upcoming) PSEC-4**

	PSEC-3		PSEC-4
	SPECIFICATION	ACTUAL	SPEC
Sampling Rate	500 MS/s-17GS/s	2.5 GSa/s-17GS/s	2.5 GSa/s-17GS/s
# Channels	4	4	6 (or 2)
Sampling Depth	256 cells	256 Cells	256 (or 768) points
Sampling Window	256*(Sampling Rate) <sup>-1</sup>	256*(Sampling Rate) <sup>-1</sup>	Depth*(Sampling Rate) <sup>-1</sup>
Input Noise	1 mV RMS	1-1.5 mV RMS	<1 mV RMS
Dynamic Range	0-1V	0-1V	0-1V
Analog Bandwidth	1.5 GHz	Average 600 MHz	1.5 GHz
ADC conversion	Up to 12 bit @ 2GHz	Up to ~10 bit @ 2GHz	Up to 12 bit @ 2GHz
Latency	2 μs (min) – 16 μs (max)	3 μs (min) – 30 μs (max)	2 μs (min) – 16 μs (max)
Internal Trigger	yes	yes	yes

Red= issues addressed from PSEC-3

### PSEC-4 – 5-15 GSa/s, 1.5 GHz

- Design targeted to fix issues with PSEC-3
- 6 identical channels
  - each 256 samples deep
- Submitted to MOSIS 9-May 2011
  - 40 parts
  - May get a larger run via CERN MPW if necessary



### Summary

- PSEC-3 (soon PSEC-4) baseline ASIC for LAPPD MCP photodetectors
  - 80 channel DAQ system based on PSEC-3 & 4 under development
  - Experience with IBM 130 nm CMOS
  - Other applications?
- Sampling rates 10-15 GSa/s achieved
  - analog bandwidth fixed in PSEC-4 (back from foundry ~ 8/2011)
- Robust timing calibrations/measurements underway



**M. Bogdan poster** 

#### The Development of Large-Area Fast Photo-detectors

April 15, 2009

John Anderson, Karen Byrum, Gary Drake, Edward May, Alexander Paramonov, Mayly Sanchez, Robert Stanck, Hendrik Weerts, Matthew Wetstein<sup>1</sup>, Zikri Yusof High Energy Physics Division Argonne National Laboratory, Argonne, Illinois 60439

> Bernhard Adams, Klaus Attenkofer Advanced Photon Source Division Aryonne National Laboratory, Aryonne, Illinois 60439

> Zeke Insepov Mathematics and Computer Sciences Division Argonne National Laboratory, Argonne, Illinois 60439

Jeffrey Elam, Joseph Libera Energy Systems Division Argonne National Laboratory, Argonne, Illinois 60439

Michael Pellin, Igor Veryovkin, Hau Wang, Alexander Zinowev Materials Science Division Argonne National Laboratory, Argonne, Illinois 60439

> David Beaulieu, Neal Sullivan, Ken Stenton Armdianæ Inc., Sudbury, MA 01776

Mircea Bogdan, Henry Frisch<sup>1</sup>, Jean-Francois Genat, Mary Heintz, Richard Northrop, Fukun Tang Enrico Fermi Institute, University of Chicago, Chicago, Illinois 60637

> Erik Ramberg, Anatoly Ronzhin, Greg Sellberg Fermi National Accelerator Laboratory, Batavia, Illinois 60510

James Kennedy, Kurtis Nishimura, Marc Rosen, Larry Ruckman, Gary Varner University of Hawaä, 2505 Correa Road, Honolulu, HI, 96822

> Robert Abrams, Valentin Ivanov, Thomas Roberts Muons, Inc 552 N. Balavia Avenue, Balavia, IL 60510

Jerry Va'vra SLAC National Accelerator Laboratory, Mento Park, CA 94025

Oswald Siegmund, Anton Tremsin Space Sciences Laboratory, University of California, Berkeley, CA 94720

> Dmitri Routkevitch Synkern Technologies Inc., Longmont, CO 80501

David Forbush, Tianchi Zhao Department of Physics, University of Washington, Seattle, WA 98195


<sup>1</sup> Joint appointment Argonne National Laboratory and Enrico Fermi Institute, University of Chicago

3 National Labs +SSL, 6 Divisions at Argonne, 3 US small companies; electronics expertise at Universities of Chicago and Hawaii


#### Goal of 3-year R&Dcommercializable modules.

#### Backup


#### PSEC architecture – timing generation




#### PSEC architecture -- sampling



#### PSEC architecture – ADC + readout



#### **Bandwidth with gain=2 amplifier**




#### Comments:

- On-board amplifier (channel 4) unstable with unity gain works with gain=2
- -3dB BW ~700 MHz for first cells
- Amplifier = THS4304

TIPP 2011 June 10

#### Electronics: Methods compared (simulation)



zoom

Time resolution vs Number of photo-electrons Jean-Francois Genat