

Front End Readout Electronics of the MicroBooNE Experiment

Hucheng Chen

On behalf of the MicroBooNE FEE Working Group

June 9th, 2011

BROOKHAVEN
NATIONAL LABORATORY

a passion for discovery



Outline

- **Introduction**
 - **MicroBooNE Experiment**
 - **Liquid Argon Time Projection Chamber (LAr TPC)**
 - **LAr TPC Signal Properties**
- **MicroBooNE Front End Readout Electronics**
 - **Readout Electronics System Architecture**
 - **Cryogenic Electronics**
 - **Front End Readout Electronics Development**
 - **Front End Electronics (FEE) Test Stand at BNL**
- **Summary**

MicroBooNE (Booster Neutrino Experiment)

- **A 150 ton (~63 ton fiducial) volume LAr TPC on the BNB/NuMI at FNAL**

- Collaboration formed in 2007
- 10 univ+labs/50 phys.+eng.
- Successful DOE CD-1 review in Mar. 2010
- Prepare for CD-2 review in 2nd half of 2011


- <http://www-microboone.fnal.gov>

- **MicroBooNE physics**

- Low energy excess events observed by MiniBooNE
- Low energy neutrino cross section measurements

- **MicroBooNE serves as the necessary next step in a phased program towards massive LAr TPC detectors**

- Test of purity in un-evacuated, fully instrumented vessel
- Continued development of purification and filtration systems
- Cold electronics development



- **Evacuatable, passive (foam) insulation vessel**

- **TPC: ~2.5 x 2.3 x 10.4m long**

- 2.5m drift @ 500V/cm


- **3 readout planes**

- 3mm wire pitch
- 2 induction planes (U,V at $\pm 60^\circ$ from vertical)
- 1 collection plane (vertical wires, 2.5m long)

- **Readout based on cryogenic analog front end**

- 0.18 μ m CMOS technology
- 8,256 channel
- Warm feed-through


MicroBooNE Experiment



**Proposed
MicroBooNE
site**


On-axis BNB

- 8 GeV protons on Be target
- Focusing horn: π^+ , K^+
- Decay channel 50m
- 450m dirt
- $2-3 \times 10^{20}$ POT/year
- 3-2 years running (6×10^{20} POT)



Off-axis NUMI


- 110 mrad off NUMI target
- 4×10^{20} POT/year




How Does a LAr TPC Work?

Why use LAr TPC



- High spatial and energy resolution
- Particle identification ($e/\gamma/\pi^0$) by dE/dx measurements (e/γ separation >90%)
- Detailed 3D event reconstruction – 3 Mega-voxel for MicroBooNE detector
- High detection efficiency and excellent background rejection
- Scalable to multi-kiloton size




Particle ID




m.i.p. particle
Muon




Energy loss in the first 24mm of track: 250 MeV electrons vs. 250 MeV gammas



Charge Signal Formation




MicroBooNE Readout Electronics System




MicroBooNE Readout Electronics System

Covered in this talk



Why Use Cryogenic Electronics





Cryogenic Electronics Development


- **JFET based preamplifier designed for MicroBooNE**
 - Bulk mobility and transconductance increase as temperature decreases, carrier freeze out causes ENC increasing when temperature lower than ~100K
- **CMOS technology – preliminary test result of existing ASIC in 0.25 μm (not designed for LAr)**
 - CMOS in LAr has less than half the noise as that at room temperature, higher mobility and higher transconductance/current ratio
- **MicroBooNE has adopted the cryogenic CMOS analog front end ASIC developed for LBNE LAr TPC program**

See Craig Thorn's TIPP2011 talk for more details of cryogenic electronics development

Equivalent Noise Charge vs. Temperature
(First Measurements on a Quad-preamplifier prototype)



MicroBooNE Cryogenic Electronics




CMOS Analog Front End ASIC

- 16 channels per chip
- Charge amplifier, high-order filter
- Adjustable gain: 4.7, 7.8, 14, 25 mV/fC (55, 100, 180, 300 fC)
- Adjustable filter time constant (peaking time): 0.5, 1, 2, 3 μ s
- Selectable collection/non-collection mode (baseline)
- Selectable dc/ac (100 μ s) coupling
- Rail-to-rail analog signal processing
- Band-gap referenced biasing
- Temperature sensor ($\sim 3\text{mV}/^\circ\text{C}$)
- 136 registers with digital interface
- 5.5 mW/channel (input MOSFET 3.6 mW)
- $\sim 15,000$ MOSFETs
- Designed for long cryo-lifetime
- Technology CMOS 0.18 μm , 1.8 V, 6M, MIM, SBRES


Cold Mother Board

- House front end ASIC
- Rogers 4000 series base material
- Provide detector signal interconnections
- Provide ASIC control and monitoring signals, calibration network
- Provide bias voltage distribution for wire planes
- Horizontal version
 - 96 "Y" channels, 48 "U" channels and 48 "V" channels
- Vertical version
 - 96 "U" or "V" channels




Cold motherboard with 4 ASIC chips (64 channels) populated

MicroBooNE Warm Interface Electronics




Intermediate Amplifier




Service Board

- **Intermediate Amplifier**
 - 32 channels per board
 - Differential driver to improve noise immunity
 - Provide an appropriate gain (~12 dB) to detector signals to make it suitable for long distance (10 – 20 m) transmission
 - Installed on the top of signal feed-through and housed by a Faraday cage to ensure good shielding and better noise performance
- **Service Board**
 - Provide low voltage (+1.8 V), control and monitoring to front end ASICs
 - Provide low voltage (+3.3 V, -3.3 V) filtering and distribution to intermediate amplifiers
 - Provide calibration pulse driver to front ASIC which has build in switch to turn on/off pulse injection to individual channels
 - Installed on the top of signal feed-through and housed by a Faraday cage
- **ASIC Configuration Board**
 - Provide ASIC configuration signals driver from commercial off-the-shelf digital I/O board
 - Provide interface between ASICs and PC

MicroBooNE Receiver and ADC Board



Receiver and ADC Board




Receiver/ADC Board

FEM Board

- **Receiver and ADC Board**
 - 64 channels per board
 - Receive detector signals and drive to ADC input
 - Each detector signal is digitized individually and continuously
 - 12-bit ADC AD9222 from Analog Devices
 - 8 channels per ADC
 - Mating with Nevis FEM (Front End Module) to form a TPC Readout Board
 - First TPC readout board assembly, mechanical integration in custom designed crate has been verified successfully

Signal Feed-through, Cable Assembly and PS




14" flange with 2x7 + 2x8 pin carriers



Cold Cable Assembly

- **Signal Feed-through**
 - ATLAS LAr Calorimeter style feed-through, technology exists
 - Pin carriers welded on flange: 100% hermetical
 - 2x8 + 2x7 rows pin carriers: high signal density (1920 pins)
 - Custom designed bias voltage feed-through
 - Faraday box is built and mounted on feed-through
- **Cable Assemblies**
 - Cold cable: Teflon FEP insulation, 100 Ω +/- 10%, AWG 26 solid core sliver plated
 - Cold cable terminate assembly: commercial connector and jackscrews with custom designed shells to provide reliable assembly and easy handling
 - Warm cable assembly is commercial off-the-shelf SCSI-3 Ultra LVD/SE MD68M/M cable
 - Warm cable connector: Micro-Density 68-pin, 34 pairs
 - Warm cable has aluminum-foil shielding with 10% overlap to provide Faraday cage extension
- **Power Supplies**
 - Front end power supplies: commercial power supply will be used to power front end electronics
 - Bias voltage power supplies: commercial power supply will be used to bias detector wire planes

Signal Feed-through, Cable Assembly and PS



Full signal feed-through assembly drawing

- **Signal Feed-through**
 - ATLAS LAr Calorimeter style feed-through, technology exists
 - Pin carriers welded on flange: 100% hermetical
 - 2x8 + 2x7 rows pin carriers: high signal density (1920 pins)
 - Custom designed bias voltage feed-through
 - Faraday box is built and mounted on feed-through
- **Cable Assemblies**
 - Cold cable: Teflon FEP insulation, 100 Ω +/- 10%, AWG 26 solid core silver plated
 - Cold cable terminate assembly: commercial connector and jackscrews with custom designed shells to provide reliably assemble and easier handling
 - Warm cable assembly is commercial off-the-shelf SCSI-3 Ultra LVD/SE MD68M/M cable
 - Warm cable connector: Micro-Density 68-pin, 34 pairs
 - Warm cable has aluminum-foil shielding with 10% overlap to provide Faraday cage extension
- **Power Supplies**
 - Front end power supplies: commercial power supply will be used to power front end electronics
 - Bias voltage power supplies: commercial power supply will be used to bias detector wire planes

MicroBooNE FEE Test Stand





FEE Test Stand Warm Test Setup



FEE Test Stand Cold Test Setup


FEE Test Stand Warm Test




- **Full front end readout electronics chain**
 - Analog front end ASICs
 - Cold mother board
 - Cold cable
 - Signal feed-through assembly with Faraday cage
 - Intermediate amplifier
 - Service board
 - Calibration board
 - Warm cable
 - Receiver/ADC board
 - Data is acquired to PC through an interface board, FPGA board and Gigabit Ethernet
- **FEE test stand is fully up and running**
 - Warm test is being performed
 - Cold test will be followed
 - Without detector capacitance, noise is $\sim 250e^-$ with 1us peaking time
 - With 150pF capacitance, noise is $\sim 1000e^-$ with 1us peaking time
 - Nonlinearity is less than 0.4%, crosstalk is less than 0.7%

Preliminary Warm Test Results


Gain & Peaking Time Measurement




Gain/Peaking Time Variation: ~3%



Ramp Fitting







Non-linearity < 0.4%





Preliminary Warm Test Results


Noise Measurement



Noise w/o C_{det} w. $1\mu s t_p \sim 250 e^-$



Crosstalk Measurement




Crosstalk < 0.7%

Summary

- **LAr TPC is a high resolution imaging technology with excellent background rejection for neutrino oscillation measurement, proton decay with potential to reveal new physics**
 - Cryogenic electronics installed close to the detector elements is critical to ease scaling issues and improve signal to noise ratio
 - MicroBooNE will be the first running neutrino experiment to use a specific implementation of cryogenic front end electronics
- **MicroBooNE front end readout electronics system**
 - Readout architecture and data flow are well defined to accommodate the different running modes
 - MicroBooNE will be instrumented with cryogenic CMOS analog front end ASIC
 - MicroBooNE front end electronics parts have been prototyped successfully
 - MicroBooNE FEE test stand has been constructed and is fully functioning

Backup Slides

1st Version of CMOS ASIC – Signal Measurement



Bandgap Reference

$$V_{BGR} \approx \begin{cases} 1.185 \text{ V} & \text{at } 300 \text{ }^\circ\text{K} \\ 1.164 \text{ V} & \text{at } 77 \text{ }^\circ\text{K} \end{cases}$$

variation $\approx 1.8 \%$

Temperature Sensor


$$V_{TMP} \approx \begin{cases} 867.0 \text{ mV} & \text{at } 300 \text{ }^\circ\text{K} \\ 259.3 \text{ mV} & \text{at } 77 \text{ }^\circ\text{K} \end{cases}$$

$\sim 2.86 \text{ mV} / ^\circ\text{K}$



**Pole-zero cancellation at 77K
to be addressed in next revision**

Adjustable **gain**, peaking time and baseline

maximum charge 55, 100, 180, 300 fC




1st Version of CMOS ASIC – Noise Measurement



Input Line
 $L \approx 1 \text{ mm}$
 $W = 3.5 \mu\text{m}$
 (M3 + M4)
 $R \approx 11 \Omega$

Input MOSFET
 $L = 270 \text{ nm}$
 $W = 10 \mu\text{m}$
 (50 $\mu\text{m} \times 200$)
 $g_m \approx 40 \text{ mS}$ (25 Ω)



Measurements include:

- input line parasitic resistance $\sim 11 \Omega$
 - $\sim 350 e^-$ at 77 K
 - addressed in next revision
- C_{IN} dielectric noise (not present in wire)
 - $\sim 100 e^-$ at 77 K

$$dENC \approx \sqrt{2kTC_{IN}tg\delta}$$

$$\approx \begin{cases} 210e^- & \text{for NPO} \\ 100e^- & \text{for MICA} \end{cases}$$