
#### CMOS detectors for FCCee trackers



Geneva, Switzerland

CERN

Fostering Swiss collaboration towards a future circular collider September 7<sup>th</sup>, 2021

## Acknowledgements

- The workshop organizers
- T. Kugathasan, G. Aglieri, E. Buschmann, M. Campbell, T. Kugathasan, M. Muenker, K. Dort, J. Hasenbichler, L. Musa, H. Pernegger, P. Riedler, N. Guerrini, C. Hu, P. Giubilato, D. Dannheim, T. Hirono, I. Peric, A. Schoening
- S. Parker, C. Kenney, J. Plummer, J. Segal
- G. Anelli, F. Anghinolfi, P. Aspell, R. Ballabriga, S. Bonacini, M. Campbell, J. Christiansen, R. De Oliveira, F. Faccio, P. Farthouat, E. Heijne, P. Jarron, J. Kaplon, K. Kloukinas, A. Kluge, T. Kugathashan, X. Llopart, A. Marchioro, S. Michelis, P. Moreira, F. Vasey, K. Wyllie, M. Mager, M. Keil, D. Kim, A. Dorokhov, A. Collu, C. Gao, P. Yang, X. Sun, H. Hillemanns, S. Hristozkov, A. Junique, M. Kofarago, M. Keil, A. Lattuca, M. Lupi, C. Marin Tobon, D. Marras, M. Mager, P. Martinengo, S. Mattiazzo, G. Mazza, H. Mugnier, H. Pham, F. Piro, L. Cecconi, W. Deng, G. H. Hong, J. De Melo, J. Rousset, F. Reidt, P. Riedler, J. Van Hoorne, P. Yang, D. Gajanana, A. Sharma, B. Blochet, C. Sbarra, C. Solans Sanchez, C. Riegel, C. Buttar, D. Michael Schaefer, D. Maneuski, I. Berdalovic, K. Moustakas, M. Dalla, N. Wermes, N. Egidos Plaja, R. Bates, R. Cardella, T. Wang, T. Hemperek, C. Bespin, T. Hirono, W. Wong, G. lacobucci, M. Barbero, P. Pangaud, A. Habib, S. Bhat, S. Grinstein, Y. Degerli, F. Guilloux, P. Schwemling, W. Riegler, E. Schioppa, V. Dao, L. Flores, M. Dyndal, C. Colledani, M. Winter, A. Dorokhov, S. Bugiel, S. Mathew, I. Sedgwick, C. Reckleben, K. Hansen, V. Gromov, D. Gajanana, R. Kluit, Y. Kwon, ...

and other colleagues from CERN, the ALICE ITS upgrade, ATLAS Itk, WP1.2 ...

## CMOS Monolithic Active Pixel Sensors revolutionized the imaging world

#### reaching:

- Iess than 1 e<sup>-</sup> noise
- >40 Mpixels
- Wafer scale integration
- Wafer stacking

. . .

Silicon has become the standard in tracking applications both for sensor and readout


... and now CMOS MAPS make their way in High Energy Physics !

Hybrid still in majority in presently installed systems

Top part (BI-CIS process technology)

Middle part (DRAM process technology)

Bottom part (Logic process technology)



Sony, ISSCC 2017


New technologies (TSV's, microbumps, wafer stacking...) make the distinction more vague.

Evolution of pixel size and technology node for visible:

# **Pixel Size Evolution**

Pixel size: 20x above technology feature size

Technology: 10 years behind DRAM technology



Albert Theuwissen, ISSCC 2021

<b>Requirements for High Energy Physics</b>		Dose (Mgy)	Fluence (10 <sup>16</sup> 1MeVn <sub>eg</sub> /cm <sup>2</sup> )
<ul> <li>Radiation tolerance</li> <li>CMOS circuit typically more sensitive to ionizing radiation</li> <li>Sensor to non-ionizing radiation (displacement damage)</li> </ul>	ALICE ITS	0.01	10 <sup>-3</sup>
	LHC	1	0.10.3
	HL-LHC 3ab <sup>-1</sup>	5	1.5
	FCC	10-350	3-100

Single particle hits instead of continuously collected signal in visible imaging


- Sparse images < or << 1% pixels hit per event</li>
- Near 100% efficiency, full CMOS in-pixel needed, often circuit (much) more complex

#### Position resolution (~µm)

#### Low power consumption is the key for low mass

- Now tens of mW/cm<sup>2</sup> for silicon trackers and hundreds of mW/cm<sup>2</sup> for pixels
- Despite enhanced detector functionality for upgrades, material penalty limits power consumption increase
- More bandwidth
- Time resolution
  - Time stamping ~ 25 ns or even lower, ... much lower (10s of ps)
- Larger and larger areas
  - ALICE ITS2 10 m<sup>2</sup>, discussions on hundreds to even thousands square m<sup>2</sup>,
  - Interest for versatile sensors programmable for different applications (P. Allport CERN EP seminar 2020)

### Monolithic sensors in HEP move into mainstream technology



**DEPFET** in Belle



MIMOSA28 (ULTIMATE) in STAR IPHC Strasbourg First MAPS system in HEP Twin well 0.35 μm CMOS

- Integration time 190 µs
- No reverse bias -> NIEL few 10<sup>12</sup> 1 MeV n<sub>ea</sub>/cm<sup>2</sup>
- Rolling shutter readout

ALPIDE in ALICE First MAPS in HEP with sparse readout similar to hybrid sensors Quadruple well 0.18 µm CMOS

- Integration time <10 μs</li>
- Reverse bias but no full depletion
   -> NIEL ~10<sup>14</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup>

DEPLETED MAPS for better time resolution and radiation tolerance Large collection electrode LF Monopix, MuPix,... Extreme radiation tolerance and timing uniformity, but large capacitance Small collection electrode ARCADIA LF, TJ Malta, TJ Monopix, Fastpix, CLICTD, ...


- Sub-ns timing
- NIEL >10<sup>15</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup> and beyond


Commercial deep submicron CMOS technology evolved "naturally" towards

- Very high tolerance to ionizing radiation (some caveats, cfr G. Borghello, F. Faccio et al.)
- SEU protection by triplication and majority voting
- Availability of substrates compatible with particle detection


 Imaging technology not absolutely required, but some flexibility/features very beneficial for sensor optimization, both for small and large collection electrode structures.








T. Hirono et al., https://doi.org/10.1016/j.nima.2018.10.059



Courtesy I.Peric and A. Schoening

## Towards standard technology, but double-sided processing





- Separation of junction from collection electrode
   Better then 2 was notified acceleration even at large witch due
- Better than 2 μm position resolution even at large pitch due to good S/N
- Improved back side isolation with trenches lead to sensors with 3D electrodes (S.Parker) —

C. Kenney, S. Parker, J. Plummer, J. Segal, W. Snoeys et al. NIM A (1994) 258-265, IEEE TNS 41 (6) (1994), IEEE TNS 46 (4) (1999)

Other examples: ~ 1 μm resolution: SOI sensor, pitch 13.75 μm *M. Battaglia et al. NIM A 654 (2011) 258-265, NIM A 676 (2012) 50-53* Position resolution: good S/N for interpolation Junction separation and back side processing: see below

# Mimosa series – IPHC Strasbourg





A monolithic active pixel sensor for charged particle tracking and imaging using standard VLSI CMOS technology


R. Turchetta<sup>a,\*</sup>, J.D. Berst<sup>a</sup>, B. Casadei<sup>a</sup>, G. Claus<sup>a</sup>, C. Colledani<sup>a</sup>, W. Dulinski<sup>a</sup>, Y. Hu<sup>a</sup>, D. Husson<sup>a</sup>, J.P. Le Normand<sup>a</sup>, J.L. Riester<sup>a</sup>, G. Deptuch<sup>b,1</sup>, U. Goerlach<sup>b</sup>, S. Higueret<sup>b</sup>, M. Winter<sup>b</sup>

#### Rolling shutter readout

**Mimosa26 – 2008** AMS 0.35 μm

18.4 µm pixel pitch 576x1152 pixels

First MAPS with integrated zero-suppressed readout First MAPS used for several applications, also for EUDEET telescope




 $\begin{array}{c} \text{Mimosal} - 1999 \\ \text{AMS } 0.6 \ \mu\text{m} \end{array} \qquad \text{Mim} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \\ 20 \ \mu\text{m} \ \text{pixel} \end{array} \qquad 2 \\ \end{array}$ 

Mimosa2 – 2000 MIETEC 0.35 μm




20µm pixel




Mimosa3 – 2001

8µm pixel

Mimosa4 – 2001 Mimosa5 – 2001 AMS 0.35 μm AMS 0.6 μm









....

# The INMAPS process: quadruple well for full CMOS in the pixel




STFC development, in collaboration with TowerJazz Additional deep P-well implant allows complex in-pixel CMOS and 100 % fill-factor New generation of CMOS sensors for scientific applications (TowerJazz CIS 180nm Also 5Gb/s transmitter in development Sensors 2008 (8) 5336, DOI:10.3390/s8095336 https://iopscience.iop.org/article/10.1088/1748-0221/7/08/C08001/meta https://iopscience.iop.org/article/10.1088/1748-0221/14/01/C01006/meta https://pimms.chem.ox.ac.uk/publications.php ...

courtesy of N. Guerrini, STFC




walter.snoeys@cern.chStandard INMAPS process also used for the ALPIDE (27 µm x 29 µm pixel) and MIMOSIS (CBM) 10

#### State of the art: ITS2 and ALPIDE: 10 m<sup>2</sup>, 12.5 Gpixels




#### Sensor optimization: Moving the junction away from the collection electrode for full depletion, better time resolution and radiation hardness... and better efficiency, especially for thin sensors



**Triggered development in ATLAS** H. Pernegger et al, 2017 JINST 12 P06008

after irradiation for 36.4 x 36.4  $\mu$ m<sup>2</sup> pixel needs improvement E. Schioppa et al, VCI 2019



**3D TCAD simulation** M. Munker et al. PIXEL2018

PWELL


NWELL

DEEP PWELL


DEPLETION BOUNDARY

Significant improvement verified Also encouraging results with Cz H. Pernegger et al., Hiroshima 2019 M. Dyndal et al., arXiv:1909.11987





Further improvements by influencing the lateral field miniMalta in pixel efficiency, sector 1



Other similar developments for fast charge collection and depletion:

T.G. Etoh et al., Sensors 17(3) (2017) 483, https://doi.org/10.3390/s17030483

H. Kamehama et al., Sensors 18(1) (2017) 27, https://doi.org/10.3390/s18010027...


S. Kawahito et al., Sensors 18(1) (2017) 27, https://doi.org/10.3390/s18010027

L. Pancheri et al., PIXEL 2018, https://doi.org/10.3390/s18010027

18/11/2020 W. Snoeys

C. Kenney et al. NIM A (1994) 258-265, IEEE TNS 41 (6) (1994), IEEE TNS 46 (4) (1999)

#### Sensor optimization: Moving the junction away from the collection electrode for full depletion, better time resolution and radiation hardness... and better efficiency, especially for thin sensors



Other similar developments for fast charge collection and depletion:


T.G. Etoh et al., Sensors 17(3) (2017) 483, <u>https://doi.org/10.3390/s17030483</u> S. Kawahito et al., Sensors 18(1) (2017) 27, <u>https://doi.org/10.3390/s18010027</u>


L. Pancheri et al., PIXEL 2018, https://doi.org/10.3390/s18010027

18/11/2020 W. Snoeys

C. Kenney et al. NIM A (1994) 258-265, IEEE TNS 41 (6) (1994), IEEE TNS 46 (4) (1999)

# FASTPIX ATTRACT project






E. Buschmann, K. Dort, J. Braach, D. Dannheim et al. 12<sup>th</sup> Workshop on pico-second timing detectors for high energy physics, Zurich 9-11 September 2021

T. Kugathasan et al., <u>https://doi.org/10.1016/j.nima.2020.164461</u> (ATTRACT: INFN, Ritsumeikan University and CERN)

- Direct relation between charge collection and process variant (TowerJazz 180nm) Significant impact even at very small pixel pitch Hexagonal pixels
  - better approximation of a circle
  - charge sharing in the corners between 3 pixels instead of 4 -> more margin
  - collection electrodes on hexagonal grid, circuit remains on Manhattan layout




EP


R&D

## EP-RD WP1.2 TPSCo 65 nm






- IPHC: rolling shutter larger matrices, DESY: pixel test structure (using charge amplifier with Krummenacher feedback, RAL: LVDS/CML receiver/driver, NIKHEF: bandgap, T-sensor, VCO, CPPM: ring-oscillators, Yonsei: amplifier structures
- Significant effort from participating institutes
- Transistor test structures, analog pixel (4x4 matrix) test matrices in several versions (in collaboration with IPHC with special amplifier), digital pixel test matrix (DPTS) (32x32), pad structure for assembly testing.
- Process modifications even more needed due to thinner epitaxial layer, hopefully in a similar position as on 180nm process
- Measurements in progress now



## Process optimizations for small collection electrode

- Efficiency improvement is not only simulated but also measured, even before irradiation (see top left: efficient operating) window is almost doubled)
- The optimization over different pixel pitches and flavors, and technologies has improved the timing by several orders of magnitude. Simulations of even more complex structures bring peak-to-peak variations in the order of 50 ps at the moment
- These techniques have now been applied to several chips, and technologies and are generally applicable. See M. Muenker's CERN FP detector seminar

## Analog power consumption ~ $(Q/C)^{-2}$ (NIM A 731 (2013) 125)



- Q/C several 10's of mV in 180 nm
- "Conventional" approach
  - ITS3 estimate ~ 10-15 nW front end for about 10 mW/cm<sup>2</sup> (ALPIDE in 180nm ~ 40 nW), 5x area reduction
  - Increase power and speed for better timing, μW for < 1 ns</p>
- Reduce capacitance further, using:
  - tricks from imaging technology, at present not yet explored?
    - now very conventional nwell collection electrode...
    - Still need to extract signal charge from underneath the readout circuit !
  - deeper submicron: 2500 e- to switch inverter in 65 nm, 850 e- in 28 nm, 100 e- in 5 nm A. Marchioro 2019 CERN EP seminar
- Gain layers in the sensor
- Holy Grail: For Q/C > 400 mV, analog power consumption goes to zero.

#### Analog power often dominant !

17

F. Piro

## Stitching for better integration, lower mass and constructing larger areas




~14 cm ~28 cm

Stitching and bending of general interest to cover large areas with new geometries

Significant challenges in design and verification, power consumption and distribution, yield, signal transmission for such a large chip



# Other developments



#### SOI sensors LAPIS 0.2 μm Y. Arai et al.

- Impressive technology development with excellent Q/C
- Large user base
- Some freedom on sensor material
- BOX causes reduced radiation tolerance, several measures for improvement
   NIM A796 (2015) 141-148, NIM A845 (2017) 47-51 W. Riegler & G. Aglieri: 2017 JINST 12 P11017 "Time resolution of Si detectors"

#### See also other presentations

#### p<sup>++</sup> Low gain Avalanche Diodes (LGAD)

p<sup>+</sup> multiplication

p<sup>-</sup> sensitive layer

laver

#### N. Cartiglia et al.

Charge gain in Si

n++


- ps timing for thin sensors
- Radiation damage

#### mitigation under study NIM A730 (2013) 226-231, NIM A831 (2016) 18-23

## TT-PET

- G. lacobucci et al.
- SiGe readout + TDC
- Down to 50 ps
- Picosecond avalanche detector to do even better

arxiv:1908.09709 JINST 14 (2019) P02009, JINST 14 (2019) P07013 JINST 13 (2017) P02015, JINST 11 (2016) P03011, arxiv:1812.00788 arxiv:1811.12381



#### Charge Pump

#### Serial power

**Module**<sub>M</sub>

Module<sub>2</sub>

Module<sub>1</sub>


M. Karagounis et al. for hybrid sensors

- Connecting sensors in series saves power cabling
- Requires regulation
- Charge pump for sensor bias
   S. Bhat, A. Habib et al PIXEL 2018 (for CMOS sensors)

19

#### From medical imaging to medical tracking: Proton therapy and proton CT

Energy tuning proton beam better than 0.5 % requires proton CT rather than X-ray CT (too poor tissue density resolution)



Need at least 109 proton tracks (entry and exit + most likely path) and 10s of minutes with state of the art detectors.walter.snoeys@cern.chGaining time requires detectors which do not yet exist

## **Concluding remarks**

After years of R&D monolithic sensors for HEP move to CMOS MAPS in mainstream CMOS technology, but requirements for HEP are not completely identical to those for visible light imaging, and some technology flexibility can still be beneficial.

Circuit radiation tolerance as for standard CMOS, which naturally evolved towards significant tolerance with some caveats.

Sensor radiation tolerance, precision timing and improved efficiency can be obtained from optimization for fast charge collection using techniques based on general principles applicable to different technologies. Large collection electrode sensors provide extreme radiation tolerance and more uniform sensor timing but exhibit large input capacitance.

Decreasing technology feature size or special imaging sensor features can increase the voltage excursion on a small collection electrode and ultimately reduce analog front end power to zero and allow precision timing.

Hybrid vs Monolithic distinction is becoming more vague:

2D integration combined with stitching will bring us a long way. 3D could help for the most challenging applications.

Feasibility studies on stitched devices will determine the size of the sensors we will design in the future and whether and to what extent we can profit from unbeatable wafer-scale integration. (production volume is in the outer layers, we need to be prepared for volume test/acceptance/monitoring)

## **Concluding remarks**

Large area pixel sensors are enabling devices for many cutting edge research fields and practical applications like tracking in HEP as in FCC, medical imaging, space-borne instruments, etc, illustrated by the interest in chips like ALPIDE and others but also by other successful developments like Medipix/Timepix

MAPS are one of the few areas where production volume even within HEP would not be negligible, but where **our community can have an impact** not only on the quality of its own measurements, but also **on society** in general, and which we should try to exploit to enable access to the most advanced technologies.


## **Concluding remarks**


Large area pixel sensors are enabling devices for many cutting edge research fields and practical applications like tracking in HEP, medical imaging, space-borne instruments, etc, illustrated by the interest in chips like ALPIDE and others but also by other successful developments like Medipix/Timepix

MAPS are one of the few areas where production volume even within HEP would not be negligible, but where **our community can have an impact** not only on the quality of its own measurements, but also **on society** in general, and which we should try to exploit to enable access to the most advanced technologies.




### Circuit radiation tolerance: like standard CMOS





G. Anelli et al., IEEE TNS-46 (6) (1999) 1690



P. Moreira et al. http://proj-gol.web.cern.ch/proj-gol/

#### After N.S. Saks et al, IEEE TNS, Vol. NS-31 (1984) 1249

#### Total ionizing dose:

- Intrinsic transistor has become more and more radiation tolerant due to thinner gate oxide
- In LHC enclosed NMOS transistors and guard rings in 0.25 µm CMOS to avoid large leakage current ٠
- In deeper submicron enclosed geometry usually no longer necessary for leakage, but for small dimensions parasitic effects dominate e.g. F. Faccio et al. IEEE TNS-65 (1) 164, 2018 from spacers, new gate dielectrics, requires extensive measurement campaigns

Gate1

Source1


Drain2


Source2

#### Single event effects:


- Single Event Upset : triple redundancy with majority voting (now special scripts S. Kulis)
- Latch-up not observed so far in LHC, but observed on MAPs at STAR, and in new technologies => need attention in the design ۲


## ALPIDE chip in ALICE ITS2





- TJ CMOS 180 nm INMAPS imaging process (TJ) >  $1k\Omega$  cm p-type epitaxial layer
- Small 2  $\mu m$  n-well diode and reverse bias for low capacitance C(sensor+circuit) < 5 fF
- 40 nW continuously active front end D. Kim et al. DOI 10.1088/1748-0221/11/02/C02042
- Q<sub>in</sub>/C ~ 50 mV, analog power ~ (Q/C)<sup>-2</sup> NIM A 731 (2013) 125
- Zero-suppressed readout, no hits no digital power G. Aglieri et al. NIM A 845 (2017) 583-587
- Ratio between 15 x 30 mm<sup>2</sup> and 10 m<sup>2</sup> in the experiment not ideal -> stitching -> P. Riedler's presentation
- ALPIDE (ALICE Pixel Detector) to be used for several other physics experiments, in space and for medical applications





Half outer barrel (layer 6) ~ 2.47 Gpixels covering ~ 2 m<sup>2</sup> sensitive area

Design team: G. Aglieri, C. Cavicchioli, Y. Degerli, C. Flouzat, D. Gajanana, C. Gao, F. Guilloux, S. Hristozkov, D. Kim, T. Kugathasan, A. Lattuca, S. Lee, M. Lupi, D. Marras, C.A. Marin Tobon, G. Mazza, H. Mugnier, J. Rousset, G. Usai, A. Dorokhov, H. Pham, P. Yang, W. Snoeys (Institutes: CERN, INFN, CCNU, YONSEI, NIKHEF, IRFU, IPHC) and comparable team for test 1 MPW run and 5 engineering runs 2012-2016, production 2017-2018


4 pixels

mm

15

25

### **Digital power consumption**



Energy to transfer 1 bit to the periphery (assume line toggle, not step):

1 cm line at 1.8 V =  $CV^2$  = 2 pF x (1.8 V)<sup>2</sup> = 6.5 pJ Lower VDD in deep submicron = 2 pF x (1 V)<sup>2</sup> = 2 pJ Caveat: 2pF/cm can increase depending on line load...

- Defines break-even hit hit rate, where power for the clock = power to transfer hits to the periphery (h is column height, p is pixel pitch, B is number of bits transmitted/hit):
   R<sub>/BC</sub>= (hpB)<sup>-1</sup>
- At pitches < 12-13 μm should not distribute the clock over the pixel matrix, even at HL-LHC ATLAS inner pixel
- Break-even decreases with column height but very often rate is lower as well

### **Off-detector transmission:**

ISSCC 2013 / SESSION 2 / ULTRA-HIGH-SPEE

2.6 A 32-to-48Gb/s Serializing Transmitter Using Multiphase Sampling in 65nm CMOS

Amr Amin Hafez, Ming-Shuan Chen, Chih-Kong Ken Yang

University of California, Los Angeles, CA

Block	Power (mW)	Fraction (%)
VCO	26.6	30.2
Divider Chain	18	20.5
Buffer/PFD/CP	2	2.3
Predriver/Driver	26.4	30
Serializer	15	17
Total	88	100

**Clock Distribution** Output Pad **HF CK Path** 2 x LC 4-UI De-NUX PLL MUX LF CK Path - <mark>8</mark> QEC/DCC ctrl Sampler ctr CK CK Cal Sample FSM **8** Data-Path Replica 8:4 & 1.5V Phase Detector Phase Rotator FSM Phase rotator ctrl ww Pattern Gen 3-to-7 Therm decode & FFE 64:8 64x7 Ret 4:1 Drv 8x11 TXDIG 7b-DAC

INTEL, ISSCC2021, 224Gbps, PAM-4, 1.7 pJ/bit, 10 nm technology

State of the art: a few mW/Gbps, already earlier but also now at much higher bandwidths

Significant circuit complexity

For HEP important penalty for SEU robustness due to triplication/larger devices...

Important: data concentration, physical volume for material budget, and technology

## Stitched sensor: challenges

Power consumption: only considering the matrix, pixel size 200  $\mu$ m<sup>2</sup> (~ 15  $\mu$ m pixel pitch on a hexagonal grid) 1nA/pixel = 0.5 mW/cm<sup>2</sup> Dynamic hit-rate related power density proportional to column height (28 cm, on average 14 cm x CV<sup>2</sup>) and hit rate

- First simulations (parasitic extraction) encouraging dynamic power consumption and possible hit rates: most optimistic values (not on finalized design !!!!) around 25 mW/cm<sup>2</sup> @ 100 Mhit/cm<sup>2</sup>/sec
- Avoid distribution of a clock over the matrix (150 200 mW/cm<sup>2</sup> for 40 MHz, unless extensive clock gating)
   Static leakage not negligible at all, analog power determined by sensor Q/C (slow front end ~10-20 nA)


Power distribution:

- Additional thick metal(s) for power distribution to contain voltage drop, otherwise 10's of mV/mW/cm<sup>2</sup>
- Power regulation for uniformity
- Beyond 50 mW/cm<sup>2</sup> :
  - Power pads no longer only at the bottom, or
  - on-chip serial powering,

interesting even for lower hit rates, for a single point connection of power/data/slow control 1mW/cm<sup>2</sup> corresponds to 280 mA...

- Yield:
  - Conservative stitching rules represent a significant area penalty, need to find ways to regain density
  - Power regulation for uniformity but also segmented with current limitation to protect against shorts
- Very large chip:
  - One column ~ 2<sup>14</sup> pixels, extract hit info with limited number of lines
  - Need digital on-top design and verification

### Stitched sensor challenges: timing and data bandwidth



- Monte Carlo simulation of 90 buffer stages
- Timing information maintained:
  - < 10 ps rms (mismatch) variation</p>
  - jitter < 500 fs rms</p>
- For very large matrix more than 90 buffer stages, ~3 x worse...
- Here 1ns pulse width, can decrease to 0.5 ns
  -> HUGE matrix bandwidth to be matched by periphery and off-chip data transmission
- Machinery to transmit timing information to the periphery available
- To be verified: process power supply temperature effects !

If these challenges can be overcome for a wafer-scale sensor with good yield, we prove we can build modules with single wafer-scale chips and unprecedented integration for large area detectors which would be a major step forward.

#### How many electrons are needed to switch a logic gate ?

