

# Development and Applications of the Timepix3 chip

Vladimir Gromov<sup>2</sup>

Christoph Brezina<sup>3</sup>, Martin van Beuzekom<sup>2</sup>, Michael Campbell<sup>1</sup>, Klaus Desch<sup>3</sup>, Vladimir Gromov<sup>2</sup>, Xiaochao Fang<sup>3</sup>, Ruud Kluit<sup>2</sup>, Andre Kruth<sup>3</sup>, Tuomas Poikela<sup>1,4</sup>, Xavi Llopart<sup>1</sup>, Francesco Zappone<sup>2</sup>, Vladimir Zivkovic<sup>2</sup>

<sup>1</sup> CERN, Geneve, Switzerland,

<sup>2</sup> National Institute for Subatomic Physics (Nikhef), Amsterdam, the Netherlands

<sup>3</sup> Institute of Physics, Bonn University, Germany

<sup>4</sup> University of Turku, Finland

*Vertex2011, Rust, Austria.*

*June 24, 2011*

# Outline

---

- Medipix / Timepix family of pixel detectors
- Timepix3 : functionality and features
- Design and performance of some basic circuits
- Summary

# Medipix detectors

- ❑ Photon (X-ray) counting hybrid pixel detector
- ❑ Imaging / medical applications

1997: **Medipix1** (CERN)


- technology:  $1\mu\text{m}$  CMOS
- array:  $64 \times 64$
- pixel:  $170 \mu\text{m} \times 170 \mu\text{m}$

2001-2005: **Medipix2** (CERN)

- technology:  $0.25\mu\text{m}$  CMOS, 6-metal
- array:  $256 \times 256$
- pixel:  $55 \mu\text{m} \times 55 \mu\text{m}$
- energy resolved photon counting

2009: **Medipix3** (CERN)

- technology:  $0.13\mu\text{m}$  CMOS, 8-metal
- array:  $256 \times 256$
- pixel:  $55 \mu\text{m} \times 55 \mu\text{m}$
- charge summing mode
- improved energy resolution



# Timepix pixel readout chip


- ❑ TPC / micro-pattern gas detectors applications
- ❑ measures hit arrival time *OR* energy deposit on each pixel

2007: **Timepix** (CERN)

- external clock : 100 MHz
- full frame readout : serial port (10ms/frame)

## Limitations

- any event readout requires full frame
- no zero suppression
- dead time (no continuous readout)
- time resolution is only 10ns (bin size)
- slow front-end (time-walk ~120ns)



# **Timepix3 project: design goals and current status**


Timepix3 is an approved project of the Medipix3 collaboration with an assigned budget (2-engineering runs in 2012, 130nm CMOS)

- ❑ wide range of non-HEP applications:
  - X-ray imaging
  - Dosimetry
  - Compton camera, gamma polarization camera, fast neutron camera, nuclear fission, astrophysics ...
  
- ❑ time-resolved imaging
- ❑ hit (photon) → ToA & ToT
- ❑ continuous & sparse readout
- ❑ minimum dead time
  
- ❑ suitable for HEP applications

# Desired readout chips for the HEP applications


## □ Upgrade of the LHCb VELO detector: **VELOPIX**

- minimum pixel size
- extremely high illumination:  
up to 290 Mhits/cm<sup>2</sup>/s
- continuous data readout
- sparse data (zero suppression)
- charge measurement



## □ Micro-pattern gas avalanche detectors: **GOSSIP, TPC etc.**

- minimum pixel size
- high time resolution:  $\sim 1\text{ns}$
- wide dynamic range :  $\sim 100\mu\text{s}$
- charge measurement
- high sensitivity : threshold  $\approx 350e^-$



# Vertex2: main features


Feature	Value		
technology	130nm CMOS		
pixel array	256 x 256		
pixel size	55 $\mu$ m x 55 $\mu$ m		
input charge	both : h <sup>+</sup> and e <sup>-</sup>		
sensor leakage current compensation	Yes		
data acquisition	ToA & ToT	/	only ToA / Event count & Integral ToT
minimum threshold	> 500 e <sup>-</sup> (1.8keV)		
peaking time	~ 15ns		
time walk (charge collection time)	< 25ns		
Time resolution / range	1.6nsec / 410 $\mu$ sec		
ToT accuracy / range	25ns / 25.6 $\mu$ sec (~150 Ke <sup>-</sup> )		
readout	Continuous sparse	/	Non-continuous sparse
output bandwidth	2.56Gbps		
count rate	up to 20 • 10 <sup>6</sup> cm <sup>-2</sup> sec <sup>-1</sup>		
data transmission	Conventional (separate Clock)	/	Clock&Data Encoded 8b/10b
Power consumption	~ 20 $\mu$ W/pixel (1.3W/chip)		

# Transcript: top level block diagram

pixel: 55µm x 55µm

➤ Super Pixel: 8pixels @ 4 x 2

Analog regions (30%)



Digital region (70%)

➤ 64 Super Pixels in a DC

➤ 128 Double Columns (DC)


➤ Super Pixel FIFO : 2-events

➤ DC bus: 40MHz

➤ End-of-DC FIFO: 4-events

➤ Periphery bus: 40MHz @ 44b

➤ Output Serializer / FIFO






# Timing: modes of operation


	Data acquisition mode		
	ToA & ToT	Only ToA	Event Count & Integral ToT
<b>Data format</b>	Fast Time (640MHz @ 4b) & Slow Time Stamp (40MHz @ 14b) & ToT (40MHz @10b) & Pixel coordinate (16b)	Fast Time (640MHz @ 4b) & Slow Time Stamp (40MHz @ 14b) & Pixel coordinate (16b)	Event Count(10b) & Integral ToT ( 14b) & Pixel coordinate (16b)
<b>Double hit resolution (per pixel)</b>	ToT + 700ns	> 450ns	-
<b>Readout</b>	<b>continuous</b> sparse data readout with zero-suppression		<b>non-continuous</b> sparse data readout with zero-suppression
	Max counting rate < 1kHz/pixel		Max counting rate < 100kHz/pixel
<b>Full chip readout time</b>	-		1.6msec

# High resolution TDC

## Shared Ring Oscillator architecture (per Super Pixel)





## Time diagrams




- low switching activity  $\sim 10^{-5}$
- negligible power consumption
- compact design ( $\sim 10\%$  of the pixel area)


# DC Ring Oscillator



Control characteristic



Effect of the power supply voltage




- voltage-controlled
- low sensitivity to the power supply
- channel-to-channel mismatch ~1%

# TDCs array with a PLL control



## Features

- immunity to variations
- good uniformity
- Gossipo-4 (Aug 8, 2011)



# Charge sensitive preamplifier


- based on Krummenacher scheme
- both input signal polarities ( $h^+$  and  $e^-$ )




- high gain (50mV /  $1ke^-$ )
- minimum time-walk (peaking time  $\sim 10$ ns)
- low noise ( $\sigma \approx 75e^-$  @  $Cd=25$ fF)
- power 4.5 $\mu$ W (3 $\mu$ A @ 1.5V)

# Pulse height discriminator


- ❑ threshold tuning per pixel (4bit)
- ❑ fast response



Time diagrams



Propagation delay




- power  $\approx 6\mu\text{W}$  ( $4\mu\text{A}$  @  $1.5\text{V}$ )
- internal delay  $\approx 3\text{ns}$
- threshold mismatch  $\approx 150e^-$
- threshold mismatch (with tuning)  $\approx 10e^-$

# Readout of the chip

## Conventional readout link




## Embedded clock readout link



- data bus and clock bus are separate
- synchronization loss at high rate
- 8b/10b encoding: 8b-word by 10b symbol
- continuous activity for clock recovery
- NO clock/data skew and synchronization issues
- disparity correction (between 1's and 0's)
- DC balance control
- data alignment

# Timeplus2: interface part



## ➤ Two modes of operation :

- encoded Clock – Data output (at 640 MHz)
- separate Clock and Data outputs (at 320MHz, 160MHz .... )

## ➤ selectable readout speed





# Summary

---

- **Timepix3 pixel readout chip is being developed in the frame of the Medipix3 collaboration for a wide range of applications**
- **the chip is defined as a 256 by 256 pixel array ( $\sim 2\text{cm}^2$ ) where each pixel measures  $55\mu\text{m}$  by  $55\mu\text{m}$**
- **for each hit both time-of-arrival will be measured with 1.6ns accuracy as well as charge deposit (time-over-threshold method)**
- **the chosen architecture allows for continuous readout of the sparsely distributed data with the hit rate up to  $20 \cdot 10^6 \text{ cm}^{-2} \text{ sec}^{-1}$**
- **event count mode will also be available for imaging applications and for calibration**
- **the chip is planned for submission in the beginning of 2012**

Spare slides

# Medicine-based detectors: the sensor



# Medipix family detectors

- ❑ Photon (X-ray) counting hybrid pixel detector
- ❑ Imaging / medical applications

1997: **Medipix1** (CERN)


- emerged from LHC1/Omega3 (technology:  $1\mu\text{m}$  CMOS)
- array:  $64 \times 64$  / pixel:  $170 \mu\text{m} \times 170 \mu\text{m}$  / active area:  $1.2\text{cm}^2$
- min detectable signal :  $1\ 400 e^-$  (5.1 keV in Si)
- counter-per-pixel: 15-bit
- shift register-based readout: 16b output bus @ 10 MHz ( $384\mu\text{s}$ )

2001-2005: **Medipix2** (CERN)

- technology:  $0.25\mu\text{m}$  CMOS, 6-metal
- array:  $256 \times 256$  / pixel:  $55 \mu\text{m} \times 55 \mu\text{m}$  / active area:  $2\text{cm}^2$
- energy window resolved photon counting: 2 discriminators
- counter-per-pixel: 13-bit (14-bit) (max counting rate : 100kHz)
- frame-based readout via: an LVDS TX: 1b @160MHz ( $< 9.2\text{ms}$ )  
32-bit parallel port ( $< 300\mu\text{s}@100\text{MHz}$ )
- 3-side buttable: chip interface at one side only

2009: **Medipix3** (CERN)

- technology:  $0.13\mu\text{m}$  CMOS, 8-metal
- array:  $256 \times 256$  / pixel:  $55 \mu\text{m} \times 55 \mu\text{m}$  / active area:  $2\text{cm}^2$
- highly configurable
- improved energy resolution: charge summing mode
- per pixel: 2 discriminators and 2 counters
- continuous count-read mode : second counter is a storage buffer
- designed for TSV (through-silicon via)




# Preamp: main specifications


	Simulation Results (Xavi)	Simulation Results (Vladimir Gromov)
Pixel size	55 $\mu\text{m}$ x 55 $\mu\text{m}$	ok
Analog pixel area	55 $\mu\text{m}$ x [10...20] $\mu\text{m}$	ok
Pixel matrix	256 x 256	ok
Input charge	Bipolar ( $\text{h}^+$ and $\text{e}^-$ )	ok
Leakage current compensation	YES	limited by the value of the $I_{\text{krum}}$ for electron signals
Detector capacitance (Planar detector)	< 50 fF	10fF (Gas Detectors)
Peaking time	<25ns if $C_d < 70\text{fF}$	8ns ( $C_d=10\text{fF}$ ), 11ns ( $C_d=25\text{fF}$ ), 17ns ( $C_d=50\text{fF}$ )
Preamp output linear dynamic range ( $C_f=3\text{fF}$ )	< 15 $\text{Ke}^-$	Gain=48mV/1 $\text{Ke}^- \rightarrow$ Output range = 1 $\text{Ke}^- \bullet 800\text{mV}/48\text{mV} \approx 12 \text{Ke}^-$
Timewalk	<25ns [@ $Q_{\text{in}} > \text{Threshold}$ ]	< peaking time
Return to zero (Tunable)	YES ( $\Delta I_{\text{krum}}$ )	hole signals: not monotonous
TOT linearity and range	Monotonic up to $\sim 150 \text{Ke}^-$ @ $I_{\text{krum}} 10\text{nA}$	limited linearity in the range: $\pm 800\text{mV} \bullet (C_d+C_f) \approx \pm 150 \text{Ke}^-$ if INL=15%; $C_d=25\text{fF}$ , $C_f=3\text{fF}$
Return to zero full chip spread (TOT spread)	< 5%	$Q_{\text{in}}=30\text{ke}^-$ @ holes= $\pm 20\%$ ( $\sigma = 5\%$ ); electrons= $\pm 12\%$ ( $\sigma = 3\%$ )
ENC ( $\sigma_{\text{ENC}}$ )	$0.57 \cdot C_d [\text{fF}] + 61 [\text{e}^-] \rightarrow \sim 75 \text{e}^-$ @ $C_d=25\text{fF}$	$\sigma = 64 \text{e}^-$ ( $C_d=0\text{fF}$ ), $\sigma = 68 \text{e}^-$ ( $C_d=10\text{fF}$ ), $\sigma = 76 \text{e}^-$ ( $C_d=25\text{fF}$ )
# Thresholds	1	ok
Discriminator response time	<5ns [if $Q_{\text{in}} > \text{Threshold} + 5 \text{Ke}^-$ ]	ok
MC simulated Threshold spread	$\sim 200 \text{e}^-$	Preamp out: 30mV (p-p) $\rightarrow 625 \text{e}^-$ (p-p) $\rightarrow \sigma = 100 \text{e}^-$ Discriminator input referred : 21mV(p-p) $\rightarrow \sigma = 73 \text{e}^-$ Overall: 37mV (p-p) $\rightarrow \sigma = 125 \text{e}^-$
Threshold spread after tuning (4 bits)	$\sim 20 \text{e}^-$	8 $\text{e}^-$
Full chip minimum detectable charge	$6 \cdot \sqrt{\text{ENC}^2 + \text{Threshold\_mismatch}^2} \rightarrow \sim 475 \text{e}^-$ @ $C_d=25\text{fF}$	ok
Pixel analog power consumption	8.4 $\mu\text{W}$ static (Preamp 3.6 $\mu\text{W}$ and 4.8 $\mu\text{W}$ Discriminator) 2.4 $\mu\text{W}$ dynamic (only @ HIT)	Preamp: 3 $\mu\text{A} \bullet 1.5\text{V} = 4.5 \mu\text{W}$ (static) Discriminator: electrons 6 $\mu\text{A} \bullet 1.5\text{V} = 9 \mu\text{W}$ (static) holes: 4 $\mu\text{A} \bullet 1.5\text{V} = 6 \mu\text{W}$ (static)
Stability (Phase Margin)	-	Phase margin = 44° Worst case: $I_{\text{krum}} = 10\text{nA}$ , $C_d=25\text{fF}$ , $V_{\text{dd}}=1.5\text{V}$ , $C_k=3.6\text{pF}$

# Charge deposit measurements: time-over-threshold method


□ wide dynamic range :  $\pm 100 \text{ ke}^-$



Preamp\_out signals



Preamp\_in signals



- $Q_{in} < 15 \text{ ke}^-$  : input charge stored on  $C_{fb}$
- $15 \text{ ke}^- < Q_{in} < 100 \text{ ke}^-$  : input charge stored on  $C_d$
- $100 \text{ ke}^- < Q_{in}$  : input charge is drained by the parasitic diodes
- discharge current is signal-dependent  $\rightarrow$  (INL  $\approx 10\%$ )
- channel-to-channel ToT mismatch  $\approx 25\%$

# Accuracy of the ToT measurements

□ electronic noise causes time jitter:  $\sigma^{\text{jitter}} = \sigma(\text{Uout}^{\text{noise}}) / [dU/dt]$

Q <sub>in</sub>	ToT	ToT accuracy 6 • σ(jitter) / ToT
-2 ke <sup>-</sup>	0ns	∞
-4 ke <sup>-</sup>	86ns	14%
-6 ke <sup>-</sup>	147ns	8.2%
-8 ke <sup>-</sup>	207ns	5.8%
-10 ke <sup>-</sup>	267ns	4.5%
-20 ke <sup>-</sup>	546ns	2.2%
-30 ke <sup>-</sup>	801ns	1.5%
-50 ke <sup>-</sup>	1260ns	0.9%
-100 ke <sup>-</sup>	2050ns	0.6%


$$\text{ToT} = Q_{\text{in}} / I_{\text{dis}}$$

$$\sigma(\text{jitter}) = \sigma(\text{Uout}^{\text{noise}}) / [dU/dt]$$

$$\downarrow$$


$$I_{\text{dis}}/C_{\text{fb}}$$

$$\sigma(\text{jitter}) / \text{ToT} = \sigma(\text{Uout}^{\text{noise}}) \cdot C_{\text{fb}} / Q_{\text{in}}$$



➤ lowering of electronic noise

➤ decreasing of the feedback capacitor



supports links running at 640MHz

### Serial Clock Divider

Each receiver PMA module has a D divider that divides down the clock from the PLL for lower line rate support. This divider is set by the PLL\_RXDIVSEL\_OUT attribute and can be changed dynamically via the DRP port for protocols with multiple line rates. The control for the serial divider is described in [Table 4-14](#).


Table 4-14: RX PLL Output Divider Setting

Line Rate Range (GHz)	D Divider Value	Attribute Setting
2.457 to 3.125	1	PLL_RXDIVSEL_OUT = 1
1.2288 to 1.62	2	PLL_RXDIVSEL_OUT = 2
	4	PLL_RXDIVSEL_OUT = 4



# Micro-pattern gas detectors: layout and features

Gas-avalanche detector combining a gas layer as signal generator with a CMOS readout pixel array



- **particle track image (projection)**
- **3D track reconstruction**
- no sensor leakage current compensation
- low parasitic capacitance (less than 10fF)
- micro-discharges in avalanche gap