## Front-end and DAQ chain for cluster counting/timing of drift chamber signals

F. Grancagnolo<br>INFN - Lecce<br>$$
\text { June 15th } 2021
$$

RD51 Collaboration Meeting and Topical Workshop

## OUTLINE

- dE/dx and Particle Identification (PId)
- Cluster counting/timing in drift chambers: what it is
- cluster counting: first approach and Pld exp. results
- cluster timing: second approach and cluster timing
- spatial resolution improvement
- background hit filtering
- event time stamping
- longitudinal coordinate improvement
- Requirements for cluster counting/timing
- front-end electronics
- digitization and acquisition


## Pld with dE/dx: the task

By definition, the integral of a drift chamber charge signal (described by the straggling function) is related to the total number of electrons liberated in the ionization process which, in turn, is a function of the energy lost by the charged particle crossing the x layer of material (- dE/dx).
By knowing the dependence of $\mathrm{dE} / \mathrm{dx}$ on the velocity $\beta$ of the crossing particle, given $p$, one can identify the particle mass.
In the relativistic rise region:

$$
[\Delta(\pi)-\Delta(\mathrm{K})] / \Delta(\pi) \approx
$$

10-15\%
$\pi / \mathrm{K}$ separation requires resolutions

$$
\bar{\delta} \Delta / \Delta<a \text { few \% }
$$

Also, the theory model description of the energy loss mechanism needs to be accurate at $\approx 1 \%$ level
Cluster electronics




## Cluster counting

Cluster counting consists in identifying, in every recorded detector signal, the isolated structures related to the arrival at the anode wire of the electrons belonging to each ionization act.
In order to achieve this goal, special experimental conditions must be met: pulses from electrons belonging to different clusters must have a little chance of overlapping in time and, at the same time, the time delay between pulses generated by electrons coming from the same cluster must be small enough to prevent over-counting.

The fulfillment of both these requirements involves incompatible time resolutions: the optimal counting condition can be reached only as a result of the equilibrium between the fluctuations of those processes which forbid a full cluster detection efficiency and of the ones enhancing the time separation among different ionization events. ${ }_{4}$


Cluster counting/timing recipe for He based gas mixtures

- High front end bandwidth ( $\approx 1 \mathrm{GHz}$ )
- S/N ratio: as large as possible
- High sampling rate (2 GSa/s)
- $\geq 12$ bit


## Cluster counting: first approach

$>$ The relevant parameters for a cluster counting measurement are the resolving time $\mathrm{\tau}$ and the single electron diffusion $\sigma_{D}$.
$>$ The ideal conditions, which guarantee a real Poisson distribution of the cluster counting, are met with a resolving time $\mathrm{T}=0$, in absence of diffusion, $\sigma_{\mathrm{D}}=0$.
$>$ For the $90 \% \mathrm{He}-10 \% \mathrm{C}_{4} \mathrm{H}_{10}$ gas mixture and a 2.5 cm drift cell, the real optimal conditions are met with $\mathrm{T}=4 \mathrm{~ns}$
$>$ It should be stressed that the obtained result is strictly related to the detector geometry as it depends on the impact parameter and on the dimension of the drift cell for the given gas.
> Corrections due to the track angle, impact parameter, saturation effects, attachment (for long drift) are necessary




## Cluster counting: Pld exp. results INFN

$\mu / \pi$ separation at $200 \mathrm{MeV} / \mathrm{c}$ in $\mathrm{He}_{\mathrm{i}} \mathrm{iC}_{4} \mathrm{H}_{10}$ - 95/5 100 samples 3.7 cm gas gain $2 \times 10^{5}, 1.7 \mathrm{GHz}$ - gain 10 amplifier, $2 \mathrm{GSa} / \mathrm{s}-1.1 \mathrm{GHz}-8$ bit digitizer

integrated charge
expected 2.0 o separation measured 1.4 o separation

cluster counting
expected 5.0 o separation measured 3.2 o separation

## $\mathrm{dE} / \mathrm{dx}$ and $\mathrm{dN}_{\mathrm{cl}} / \mathrm{dx}$

## Expected from analytical calculation for the IDEA Drift Chamber at FCC-ee



## Cluster counting: second approach INFN



From the ordered sequence of the electrons arrival times, considering the average time separation between clusters and their time spread due to diffusion, one can reconstruct the most probable sequence of cluster drift times $\left\{\mathrm{c}_{\mathrm{i}}^{\mathrm{cl}}\right\}, \mathrm{i}=1, \mathrm{~N}_{\mathrm{cl}}$ and $\mathrm{N}_{\mathrm{cl}}$ : Cluster electronics

time distance between different cls

time distance of electrons belongings to the same cluster

$t_{i+1}-t_{i}$


June 15, 2021

## Cluster timing: spatial resolution INFN

$$
\left\{\mathrm{c}_{\mathrm{i}}^{\mathrm{cl}}\right\}, \mathrm{i}=1, \mathrm{~N}_{\mathrm{cl}}
$$

For any given first cluster (FC) drift time $t_{1}$, the cluster timing technique exploits the drift time distribution of all successive clusters to statistically determine, hit by hit, the most probable impact parameter, thus reducing the bias and improving the average spatial resolution with respect to that obtained from with the FC method alone.


## Cluster timing: bkgnd hit filtering INFN



Digitized signal (1 GHz, $2 \mathrm{GSa} / \mathrm{s}$ )

- $t_{i+1}-t_{i} \approx a$ few ns at small $t_{i}, t_{i+1}-t_{i} \approx a$ few $\times 10$ ns at large $t_{i}$
- $\mathbf{t}_{\max }$ constant in ideal case (slightly depending on track angle in drift cell case)
- $\Delta t \leq t_{\max }$, length of digitized signal, depends on impact parameter $b\left(t_{\text {first }}\right)$
- $\mathbf{N}_{\mathrm{cl}}$ depends only on $\Delta \mathbf{t}$ (or $b$, or $\mathrm{t}_{\text {first }}$ ) and on the track angle
- $t_{\text {last }}$ constant in the ideal case $=>$ defines the trigger time $t_{0}=t_{\text {last }}-t_{\text {max }}$


## Cluster timing: time stamping


$\mathrm{t}_{\text {last }}$ for a single 100 hits track $\sigma\left(\mathrm{t}_{\text {last }}\right) \approx 5 \mathrm{~ns}($ r.m.s. $/ \sqrt{100})$
$\sigma\left(\mathrm{t}_{0}\right)$ as a function of $\mathrm{N}_{\text {tracks }}$ $\left(\mathrm{t}_{0}=\mathrm{t}_{\text {last }}-\mathrm{t}_{\text {max }}\right)$


Cluster electronics

## Cluster timing: longitudinal coord. INFN



## Cluster counting/timing requirements INFN

$\square$ Helium-based vs Argon-based gas mixtures

|  | $\mathrm{He} / \mathrm{iC}_{4} \mathrm{H}_{10}=90 / 10$ | $\mathrm{Ar}^{2} \mathrm{iC}_{4} \mathrm{H}_{10}=90 / 10$ |  |
| :---: | :---: | :---: | :---: |
| primary and total ionization | 12, $27 \mathrm{~cm}^{-1}$ | $30,105 \mathrm{~cm}^{-1}$ | average cluster separation in time domain: |
| average drift velocity | $2 \mathrm{~cm} / \mu \mathrm{s}$ | $5 \mathrm{~cm} / \mathrm{\mu s}$ | He: tens of ns Ar: a few ns |
| longitudinal diffusion ( 0.5 cm ) | $110 \mu \mathrm{~m}$ ( 5 ns ) | $110 \mu \mathrm{~m}$ (2 ns) | multi-electron clusters |
| transverse diffusion ( 0.5 cm ) | $170 \mu \mathrm{~m}$ | $260 \mu \mathrm{~m}$ |  |
| ion mobility | $5.1 \mathrm{~cm}^{2} / \mathrm{s} / \mathrm{V}$ | $1.37 \mathrm{~cm}^{2} / \mathrm{s} / \mathrm{V}$ | affects signal formation |
| Townsend coeff. (10kV/cm) | $35 \mathrm{~cm}^{-1}(1 / 285 \mu \mathrm{~m})$ | $8 \mathrm{~cm}^{-1}(1 / 1.25 \mathrm{~mm})$ | higher gain |
| attachment coeff. (10kV/cm) | $2.5 \mathrm{~cm}^{-1}$ ( 4 mm ) | $3.5 \mathrm{~cm}^{-1}$ (2.9 mm) | much lower attachment |
| density | $0.42 \times 10^{-3} \mathrm{~g} / \mathrm{cm}^{3}$ | $1.86 \times 10^{-3} \mathrm{~g} / \mathrm{cm}^{3}$ |  |
| radiation length | 1313 m | 114 m | $\times 4$ smaller mult. scatt. |

## Cluster counting/timing requirements INFN

The DC drift cell should be
considered as a transmission line with distributed parameters.
$C=9 \mathrm{pF} / \mathrm{m}, \mathrm{L}=1.24 \mu \mathrm{H} / \mathrm{m}$,
$Z 0=370 \Omega, R(20 \mu m W(A u))=1 K \Omega / m$ This line must be matched so that there are no reflected pulses on the signal pickup side.

Signal shape (for single electron)

$$
\begin{aligned}
& I(t)=\frac{Q_{0}}{2 \ln \left(R_{0} / r_{0}\right)} \frac{1}{t+t_{0}} \text { for } 0 \leq t \leq t_{\max }\left\{\begin{array}{l}
t_{\max }(\mathrm{He})=170 \mu \mathrm{~s} \\
t_{\max }(\mathrm{Ar})=625 \mu \mathrm{~s}
\end{array}\right. \\
& t_{0}=\frac{r_{0}^{2} \ln \left(R_{0} / r_{0}\right)}{2 \mu U_{0}} \quad\left\{\begin{array}{l}
t_{0}(\mathrm{He})=0.5 \mathrm{~ns} \\
t_{0}(\mathrm{Ar})=2.0 \mathrm{~ns}
\end{array}\right.
\end{aligned}
$$

after $\mathrm{t}=2 \mathrm{t}_{0}$ ( $=1 \mathrm{~ns}$ for $\mathrm{He}, 4 \mathrm{~ns}$ for Ar ) only $0.08 \times \mathrm{Q}_{0}$ ( $=6.5 \mathrm{fCoul}$ ) has flown to the external circuit ( $6.5 \mathrm{fCoul} / 9 \mathrm{pF}=7 \mathrm{mV}$ per single $\mathrm{e}^{-}$)

## Data Transfer issues

## FCCee Physics running conditions

- 91 GeV c.m. energy
- 200 KHz trigger rate
- 100 KHz Z decays
- $\quad 30 \mathrm{KHz} \mathrm{Yy} \rightarrow$ hadrons
- $\quad 50 \mathrm{KHz}$ Bhabha (out)
- 20 KHz beam backgrounds

DCH operating conditions

- drift cells: 56,000, layers: 112
- max drift time ( $\approx 1 \mathrm{~cm}$ ): 400 ns
- cluster density: 20/cm

Cluster counting/timing conditions

- gas gain: $5 \times 10^{5}$
- single $e^{-}$p.h.: 7 mV
- r.m.s. electronics noise: 1 mV
- $e^{-}$threshold: $2 \mathbf{m V}$; rise time $<1 \mathrm{~ns}$
- signal digitization: 12 bits at $2 \times 10^{9} \mathrm{~B} / \mathrm{s}$


## The tested solution for a single channel INFN

The solution consists in transferring, for each hit drift cell, instead of the full spectrum of the signal, only the minimal information relevant to the application of the cluster timing/counting techniques, i.e. the amplitude and the arrival time of each peak associated with each individual ionisation electron.

This is accomplished by using a FPGA for the real time analysis of the data generated by the drift chamber and successively digitized by an ADC.
A fast readout algorithm (CluTim) for identifying, in the digitized drift chamber signals, the individual ionization peaks and recording their time and amplitude has been developed as VHDL/Verilog code implemented on a Virtex 6 FPGA, which allows for a maximum input/output clock switching frequency of 710 MHz . The hardware setup includes also a 12-bit monolithic pipeline sampling ADC at conversion rates of up to 2.0 GSPS.


AD9625-2.0EBZ
Evaluation Board

Xilinx ML605
Evaluation Board

## The CluTim algorithm



Portion of the input signal, values of the auxiliary functions and found peaks.

At the beginning of the signal processing procedure, a counter starts to count, providing the timing information related to the signal under scrutiny. The determination of a peak is done by relating the i-th sampled bin to a number $n$ of preceding bins, where n is related to the rise times of the signal peak. Once a peak is found, it is sent to pipeline memories which are continuously filled as new peaks are found. When a trigger signal occurs at time $\mathrm{t}_{0}$, the reading procedure is enabled and only the data relative to the found peaks in the $\left[\mathrm{t}_{0} ; \mathrm{t}_{0}+\mathrm{t}_{\text {max }}\right]$ time interval are transferred to an external device

## The CluTim algorithm

##  <br> 




$S_{A}=12$ bits sample output
Save for $x+1$ samples
sequence





$\left.\left(\mathrm{Dl}_{1, x}>\sigma_{1} \wedge\left(\mathrm{Dl}_{1, x}-\mathrm{Dl}_{0, x}\right)>\sigma_{2}\right) \vee\left(\mathrm{D}_{1, x}>\sigma_{3} \wedge\left(\mathrm{D}_{1, x}-\mathrm{D}_{15, x,-1}\right)>\sigma_{4}\right)\right\} \xrightarrow{\text { Tualse } \mathrm{M}_{1, x}=\mathrm{S}_{1, x}}$

$\sigma_{1}=\alpha \sigma, \quad \sigma_{2}=\beta \sigma, \quad \sigma_{3}=\gamma \sigma, \quad \sigma_{4}=\delta \sigma \quad \sigma$ noise threshold


$S_{K, X}: 16$ samples at 125 MHz to the FPGA input.
STEP 1: Of the 16 samples $S_{K, x}$, where $K$ is the sample number among those available, and $X$ is the time bin at which they are taken, the functions $\mathrm{D} 1_{\mathrm{K}, \mathrm{X}} \in \mathrm{D} 2_{\mathrm{K}, \mathrm{X}}$ are calculated as follows:

$$
\begin{aligned}
& \mathrm{D} 1_{K, x}=\left(\left(2^{*} S_{k, x}-S_{K-1, X}-S_{K-2, x}\right) / 16\right)^{*} 3 \\
& D 2_{K, X}=\left(\left(2^{*} S_{k, X}-S_{K-2, x}-S_{K-3, X}\right) / 16\right)^{*} 5
\end{aligned}
$$

STEP 2: The values of $\mathrm{D} 1_{\mathrm{K}, \mathrm{X}}$ and $\mathrm{D} 2_{\mathrm{K}, \mathrm{x}}$ and the differences between $\mathrm{D} 1_{\mathrm{K}, \mathrm{X}}$ and $\mathrm{D} 1_{\mathrm{K}-1, \mathrm{X}}$ and between $\mathrm{D} 2_{\mathrm{K}, \mathrm{X}}$ and $\mathrm{D} 2_{\mathrm{K}-1, \mathrm{X}}$ are compared with the thresholds set according to the noise level in the input signal. STEP 3: before transferring the data to memory, the last step checks that there are no adjacent peaks

## Data transfer reduction

## transferring all digitized data from DC

## Z decays

- 20 trks/ev $\times 130$ hits/trk $\times 2$ sides $\times 4 \times 10^{-7} \mathrm{~s} \times$ $2 \times 10^{9} \mathrm{~B} / \mathrm{s} \times 100 \mathrm{kHz}=400 \mathrm{~GB} / \mathrm{s}$
$Y Y \rightarrow$ hadrons
- 10 trks/ev $\times 130$ hits/trk $\times 2$ sides $\times 4 \times 10^{-7} \mathrm{~s} \times$ $2 \times 10^{9} \mathrm{~B} / \mathrm{s} \times 30 \mathrm{kHz}=60 \mathrm{~GB} / \mathrm{s}$
IPC background
- $1 \%$ occupancy $\times 5.6 \times 10^{4} \times 2 \times 4 \times 10^{-7} \mathrm{~s} \times$ $2 \times 10^{9} \mathrm{~B} / \mathrm{s} \times 100 \mathrm{kHz} \times 3$ (SF) $=300 \mathrm{~GB} / \mathrm{s}$
Isolated peaks (noise above threshold)
- $2.5 \% \times 5.6 \times 10^{4} \times 2$ sides $\times 4 \times 10^{-7} \mathrm{~s} \times$ $2 \times 10^{9} \mathrm{~B} / \mathrm{s} \times 100 \mathrm{kHz}=250 \mathrm{~GB} / \mathrm{s}$

$$
\geq 1 \mathrm{~TB} / \mathrm{s}
$$

## Current work on a 2ch board

New hardware under test for a new 2ch board Dual channel ADC: AD9689-2000EBZ FPGA: Xilinx Kintex UltraScale KCU105

Considering also

Dual-Channel ADC: ADC32RF45, 14-Bit, 3GSPS from TEXAS INSTRUMENT directly compatible
 with KCU105, offering better performance in terms of noise, ENOB,
channels isolation


Dual channel ADC: AD9689-2000EBZ


FPGA: Xilinx Kintex UltraScale KCU105 June 15, 2021

## AIDA <br> innova

## Approved AIDAinnova call

The aim of the activity is to be able to implement, within a single FPGA board, more sophisticated, more efficient and less fake-contaminated peak finding algorithms on 4 analog to digital conversion channels for parallel real-time pre-processing of the signals generated by a drift chamber designed to operate at the next generation of lepton colliders.

The activity will be done in synergic collaboration with CAEN.
We will provide the experimental setups and elaborate the various peak finding algorithms.
CAEN will provide the testing grounds for the produced firmware and design and build the electronic board.

Needless to say, this studies will pave the road to the engineering of a multi (128 or 256) channel board, to reduce costs and system complexity, to be ultimately implemented in large experiments where the number of channels can be of the order of several tens of thousand.

## Alternatives: ASoC

Nalu Scientific (the SiRead Chip manufacturers) is testing a new digitizer (ASoC) with better performance (4-channel) than SiRead and complying with our requests.
After contacts with the Nalu Scientific, we have been promised a demo board at the conclusions of their quality tests (June 2021).

## ASoC V3 DESIGN DETAILS

Compact, high performance waveform digitizer

- High performance digitizer: 3+ Gsa/5

Highly integrated
Commercialy available, low cost, patented design
Smm $\times 5 \mathrm{~mm}$ die size

- $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ die size



## ASoC Eval Card

## Alternatives: ASoC

| Nalu Scientific |  | ASoC PARAMETERS | SPECIFICATION (MEASURED) | digitizer (ASoC) with our requests. demo board at the |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Sample rate | 2.5-3.6 GSa/s |  |
| better perform |  | Number of channels | 4 |  |
|  |  | Sampling depth | 16 k Sa /channel |  |
| After contacts |  | Signal range | 0-2.5 V |  |
| conclusions of |  | Resolution | 12 bits*, 10b ENOB |  |
| ASoC V3 DES <br> Compact, high performance $\qquad$ $\qquad$ $\qquad$ |  | Supply Voltage | 2.5 V |  |
|  |  | RMS noise | $\sim 1 \mathrm{mV}$ |  |
|  |  | Digital Clock frequency | 25 MHz |  |
|  |  | Timing resolution | 1<25 ps*** |  |
|  | $\frac{\text { SPECIFICATION (MEASUI }}{25-3.6 \mathrm{CSa} / \mathrm{s}}$ | Power /ch | 50-125 mW/channel* |  |
| Stin | 16 k Sa /channel $0-2.5 \mathrm{~V}$ | Analog bandwidth | 950 MHz |  |
|  | $12 \mathrm{bits}{ }^{*}, 10 \mathrm{~b}$ ENOB <br> 2.5 V <br> -1 mV <br> 25 MHz <br> $1625 \mathrm{ps}{ }^{* * *}$ <br> $50-125 \mathrm{~mW} /$ channel $^{*}$ <br> 950 MHz | - Festure extaction on chip |  |  |

## Alternatives: ASoC

|  | ASoC PARAMETERS | SPECIFICATION (MEASURED) |  |
| :---: | :---: | :---: | :---: |
| Nalu Scientifí | Sample rate | 2.5-3.6 GSa/s | digitizer (ASoC) with |
| better perform | Number of channe | 4 | our requests. |
| After concle <br> Also, in preparation a 32 channel chip (HDSoC) to be packaged, board design, brought up and tested in the next few months. <br> (private communication by Isar Mostafanezhad, founder and CEO of NALU Scientific) |  |  |  |
| 迷 | Power/ch | 50-125 mW/channel* |  |
| $=$ | Analog bandwidth | 950 MHz |  |
| $\frac{1}{2 x a v e n}$ |  |  |  |

