

Development of CMOS Pixel Sensor prototypes for the CEPC vertex detector

Ying Zhang*

On behalf of the CEPC MOST2 Vertex detector design team *Institute of High Energy Physics, Chinese Academy of Sciences



VCI2022 - The 16th Vienna Conference on Instrumentation

Outline



- Project introduction and TaichuPix chip overview
- Small-scale prototypes design and test results
- Full-scale prototype design
- Summary

CEPC Vertex detector requirements (CDR)

Circular Electron Positron Collider (CEPC) proposed as a Higgs factory.

Efficient tagging of heavy quarks (b/c) and τ leptons

→ Impact parameter resolution,

$$\sigma_{r\emptyset} = 5 \oplus \frac{10}{(p \cdot \sin^{3/2}\theta)} \ (\mu m)$$



Baseline design parameters for CEPC vertex detector

	$R \ (\mathrm{mm})$	z (mm)	$ \cos \theta $	$\sigma(\mu{\rm m})$
Layer 1	16	62.5	0.97	2.8
Layer 2	18	62.5	0.96	6
Layer 3	37	125.0	0.96	4
Layer 4	39	125.0	0.95	4
Layer 5	58	125.0	0.91	4
Layer 6	60	125.0	0.90	4

Ref: CEPC Conceptual Design Report, Volume II - Physics & Detector, http://cepc.ihep.ac.cn/



VCI2022, 21-25 Feb. 2022, Vienna University of Technology

 $\leq 6.2 \times 10^{12} n_{ed} / (cm^2 year)$

MOST2 project requirements on pixel chip



Motivation for TaichuPix chip design

- Large-scale & full functionality pixel chip
- Fit to be assembled on ladders with backend Elec. & DAQ



CMOS pixel sensor 4

VCI2022, 21-25 Feb. 2022, Vienna University of Technology

Main specs of the full-scale chip for high rate vertex detector

Bunch spacing

- Higgs: 680 ns; W: 210 ns; Z: 25 ns
- > Max. bunch rate: 40 M/s

Hit density

 2.5 hits/bunch/cm² for Higgs/W; 0.2 hits/bunch/cm² for Z

Cluster size: ~3 pixels/hit

- > Epi-layer thickness: ~18 µm
- Pixel size: 25 µm × 25 µm



Ref: CEPC Conceptual Design Report, Volume II

For Vertex	Specs	For High rate Vertex	Specs.	For Ladder Prototype	Specs.
Pixel pitch	≤ 25 µm	Hit rate	120 MHz/chip	Pixel array	512 row × 1024 col
TID	>1 Mrad	Date rate	3.84 Gbps triggerless ~110 Mbps trigger	Power Density	< 200 mW/cm ² (air cooling)
		Dead time	< 500 ns for 98% efficiency	Chip size	~1.4 × 2.56 cm ²

VCI2022, 21-25 Feb. 2022, Vienna University of Technology

CP

TaichuPix architecture





Similar to the ATLAS ITK readout architecture: "column-drain" readout

- > Priority based data driven readout, zero-suppression intrinsically
- Modification: time stamp is added at EOC whenever a new fast-or busy signal is received
- > Dead time: 2 clk for each pixel (50 ns @40 MHz clk)

Two parallel pixel digital schemes

- > ALPIDE-like: Readout speed was enhanced for 40 MHz BX
- FE-I3-like: Fully customized layout of digital cells and address decoder for smaller area

2-level FIFO architecture

- > L1 FIFO: In column level, to de-randomize the injecting charge
- L2 FIFO: Chip level, to match the in/out data rate between the core and interface

Trigger readout

- > Make the data rate in a reasonable range
- > Data coincidence by time stamp, only matched event will be readout

TaichuPix small prototypes overview





TaichuPix-1 Chip size: 5 mm \times 5 mm Pixel size: 25 μ m \times 25 μ m



 $\begin{array}{c} \mbox{TaichuPix-2} \\ \mbox{Chip size: } 5\mbox{ mm} \times 5\mbox{ mm} \\ \mbox{Pixel size: } 25\mbox{ } \mu m \times 25\mbox{ } \mu m \end{array}$

Two MPW chips were fabricated and verified

- > TaichuPix-1: 2019.06~2019.11
- > TaichuPix-2: 2020.02~2020.06

Chip size 5 mm×5 mm with standalone features

- In-pixel circuitry:
 - Continuously active front-end
 - Two digital schemes, with masking & testing config. logics
- > A full functional pixel array (64×192 pixels)
- Periphery logics
 - Fully integrated logics for the data-driven readout
 - Fully digital control of the chip configuration
- > Auxiliary blocks for standalone operation
 - High speed data interface up to 4 Gbps
 - On-chip bias generation
 - Power management with LDOs
 - IO placement in the final ladder manner
 - Multiple chip interconnection features included

Performance of threshold and noise of TaichuPix2

- Pixel array includes 4 sectors with different transistor parameters/layout for analog front-end, S1 chosen for the full-scale design.
- Threshold can be tuned by changing 'ITHR' (a global current bias)



Chip4	Threshold Mean (e⁻)	Threshold rms (e⁻)	Temporal noise (e ⁻)	Total equivalent noise (e⁻)
S1	267.0	49.8	29.3	57.8
S2	293.4	54.5	26.9	60.8
S3	384.9	58.4	24.4	63.3
S4	411.9	56.6	26.5	62.5

VCI2022, 21-25 Feb. 2022, Vienna University of Technology

Functionality of complete signal chain of TaichuPix2

Functionality of the complete signal chain (including sensor, analog front-end, in-pixel logic readout, matrix periphery readout and data transmission unit) was firstly proved with an X-ray source and a laser source.





TaichuPix2 response to X-ray tube (cutting energy @ 6keV) Simulated analog output with different input signal





Letter imaging obtained with a 1064 nm laser spot scanning on the TaichuPix-2

VCI2022, 21-25 Feb. 2022, Vienna University of Technology

TaichuPix2 test with ⁹⁰Sr







- Shape and amplitude of analog signal as expected, but peaking time and pulse length larger than simulation.
- Average cluster size decreases with threshold as expected
- Average cluster size for S1-S4 less than 3 as expected
 - Indicates the estimated maximum hit rate (36 MHz/cm²) reasonable
 - Cluster size >1, benefits the spatial resolution (better than $pitch/\sqrt{12}$ = 7.2 µm)

Test of the data interface

Measure

value

mean

max

sdev

num

status SDA Jitte

value

status

value

SDA Eve

P1:freg(C1)

255.2 MHz

1 8142 GHz

14.389e+3

Tj(1e-12)

123.27 ps

EveHeight

479.8 mV

447.550 MHz

1 1076 GHz

1.036750 GHz

P2:ampl(C1)

> 889 8 mV

> 903.732 mV

> 850.4 mV

> 979.1 mV

> 26.016 mV

4.84 ps

EveOne

404.1 mV

P3thase(C1)

< -460.9 mV

< -466.151 mV

< -541.6 mV

< -421.1 mV

< 20.392 mV

173

Dj(sp

54.26 ps

EveZero

-431.1 mV

P4/ton(C1) P5/ermsi(Eve)

BitRate

EveAmpl

835.2 mV

162 ns

16.2 ps

16.2 ps

16.212 ps

428.9 mV

437.581 m\

> 349.8 mV

> 483.3 mV

> 14.592 mV

173

3.3600 Gbit/sec

P6:eppi(Eve)

115 0 ps

115.034 ps

115.0 ps

115.0 ps

7.15 ps

EveWidth

200.3 ps

P7:Q(Eve)

7 0496

7 0496

7 0498

51 ps

EveCross

50.01 %

7.049625

P8:ndcd(Eve)

18e-3

18e-3

DCD

1 ps

EveAvgPwr

-11.4 mV

18e-3

18.14e-3

P9:enni/Eve)

51 ps

1.524591e+6 914.388622e-15

MaskHits

P10--

EveBER



P12--

@3.36Gbps

- Concerning the highest data rate for triggerless at 4 Gbps, at least 2 SER interface ports needed
- Thus bit rate @2.24 Gbps is safe and power optimized

Overview of the full-scale prototype



Pixel cell copied exactly from MPW + scaled logic with new layout
Periphery + debugged/improved blocks + enhanced power network



Design goals & considerations for the Flex PCB

- Minimum material budget
 - Minimum dead zone extension, limited height of PCB
 - Minimum set of signals on Flex
 - Inter-chip connection for slow controls through wire bonding \rightarrow save some space & metal on PCB
 - Robust power supply
- Manufacturability

CEPC

Testability design & test plan consideration

- All test features reserved, while the connection IOs will be reduced at different stages depending on chip test & study results
 - > Analog probe signals at the top part, accessible from the top pads
 - > When mounted on ladder, only minimum self test possibilities can be reserved
- **1.** Probe Card design for the wafer test
 - > For all the pads at both sides
- 2. Single chip test board design
 - > Designed with all the test features for the chip functional study
- 3. Multiple chip test board for the ladder debugging
 - > Designed following the same manner as the ladder but on PCB
 - > Signals and power supplies will be limited just with the ladder's dimension
 - > Extra test signals can be connected to the extended area, to help debugging
- 4. The real flex cable design for the ladder





Summary



Two small-scale TaichuPix chips were developed to perform initial R&D

- Pixel pitch 25 µm, readout time 50 ns/pixel
- > Full signal chain & functionality verified with both electrical & radioactive test

The first full-scale prototype has been submitted

- > Chip size 25.7 mm × 15.9 mm.
- > 12 wafers ordered, expected to be assembled on a ladder for a CEPC vertex detector prototype

Recent plan

- More tests on TaichuPix2 chip
- > Preparation for the full-scale chip test (probe card, test PCB, flex cable ...)

If interested in more details, please email zhangying83@ihep.ac.cn.