



The SAMPA Chip

Marco Bregant
IFUSP – São Paulo
For the SAMPA Team

Topical Workshop on FE electronics for gas detectors

June 17th, 2021

SAMPA Design Specifications Summary

SAMPA is an ASIC developed for the readout of ALICE TPC and MCH detectors:

- TSMC CMOS 130 nm, 1.25V technology
- 32 channels, Front-end + ADC + DSP
- package size $\leq 15 \times 15 \text{mm}^2$ (total footprint)
- ADC: 10-bit resolution, 10MS/s, ENOB > 9.2 (Alice TPC is eventually using: 5MS/s, to keep BW requirement in the readout chain lower)
- DSP functions: pedestal removal, baseline shift corrections, zero-suppression
- Data transmission: up to 11 e-link at 320 Mbps to GBTx, SLVS I/O
- Power < 32 mW/channel (Front End + ADC) for V4, in a typical DSP configuration, it is usually 20mW/ch or less.

GEM


MWPC

TPC Mode	MCH Mode
<ul style="list-style-type: none">▪ Negative Input charge▪ Sensor capacitance: 12 – 25 pF▪ Sensitivity: 20mV/fC & 30mV/fC▪ Noise: ENC $\leq 580 e^-$ @ 18.5pF▪ Peaking time: ~160 ns▪ Baseline return: <500 ns	<ul style="list-style-type: none">▪ Positive input charge▪ Sensor capacitance: 40–80 pF▪ Sensitivity: 4mV/fC▪ Noise: ENC $\leq 950 e^-$ @ 40pF 1600 e- @80pF▪ Peaking time: ~300 ns▪ Baseline return: <550 ns

In addition, a modified version with 80/160 ns shaping, 20/30 mV/fC gain, improved 20MSps ADC, has been designed, fabricated and validated, for the sPHENIX TPC.


SAMPA Block Diagram

CONF	CSA	x	Shaper/Buffer	x	ADC	=	FullChip
"conf20"	1mV/fC		20mV/mV		~1ADU/2.15mV		~9.3ADU/fC
"conf30"	1mV/fC		30mV/mV		~1ADU/2.15mV		~14ADU/fC
"conf4"	0.5mV/ fC		8mV/mV		~1ADU/2.15mV		~1.9ADU/fC




SAMPA Package

- die size 9534 μ m x 8944 μ m
- TFBGA package
- 15 mm x 15 mm body size
- 1.2 mm thickness
- 0.65 mm ball pitch.
- 372 balls
- 4-substrate layers
- QR (unique identifier)



	Symbol	Common Dimensions	
		MIN.	NOM. MAX.
Package :		TFBGA	
Body Size :	X	15,000	
	Y	15,000	
Ball Pitch :	e	0.650	
Total Thickness :	A	-	1,200
Mold Thickness :	M	0.530	Ref.
Substrate Thickness :	S	0.360	Ref.
Ball Diameter :		0.300	
Stand Off :	A1	0.160	- 0.260
Ball Width :	b	0.270	- 0.370
Package Edge Tolerance :	aaa	0.100	
Mold Parallelism :	ccc	0.100	
Coplanarity :	ddd	0.150	
Ball Offset (Package) :	eee	0.150	
Ball Offset (Ball) :	fff	0.080	
Ball Count :	n	372	
Edge Ball Center to Center :	X	E1	13.650
	Y	D1	13.650



UNIT		TOLERANCE		REFERENCE DOCUMENT
MM		DIMENSION	ANGLE	
TITLE		PACKAGE OUTLINE		REV. A
372 L TFBGA 15.000x15.000x1.200		AAA14628		
SCALE		PROJ.		1 OF 2
1 OF 2		A4		


Performance

Some results from SAMPA qualification

Power Consumption (exp. results)

- **320 / 10 MHz operation mode**
- **Current consumption from Power Supply (1.7V) including regulators - Average of 10 Samples:**
 - All serial out enable (11) **without Data Acquisition: 500 mA**
 - **Acquiring data** with 11 serial out enabled: **520 mA**
- **Digital current increase with # of serial out enabled:**
 - **4 serial out@ 480mA**
 - **11 serial out@ 502mA**


SAMPA is powered at ~ 1.25 V
In this configuration: ~ 20 mW/ch




Noise

20N160

Chan RMS



Chan RMS




Test conditions:

$C_{det}=0$ (no added capacitance on the CSA input)


$R_s=0$ (external ESD-protection series resistor not present)

^{*)} ENC calculated using nominal FE gain (20mV/fC) and nominal ADC conversion factor (2.15 mV/ADU)

Noise (ADC) vs Cap : 2128_100ohm_20mV_10mhz



Noise (Electrons) vs Cap : 2128_100ohm_20mV_10mhz




Test conditions:

C_{det} scan

$R_s=100\Omega$

Linearity and Residual – an example

30N160



* The curve used to calculate the residuals is the result of a linear fit in the central range (~15%-75%)

Such a calibration curve was performed for all channels of several chips

The residuals* are very small (<10mV), for all channels, for a consistent part of the operational range:



20N160: until ~95 fC \Leftrightarrow 1900 mV (>85% of the full range)

30N160: until ~63 fC \Leftrightarrow 1900 mV (>85% of the full range)



4P300: until ~480 fC \Leftrightarrow 1900mV (>85% of the full range)

CSA robustness against Pile Up in SAMPA V4

Pile-up testing of a V4 chip




Going on: now really stressing a V4 chip



Functionalities overview

DSP



Top Level Functionality

- 4 primary filter blocks

- Individual correction per channel
- Baseline correction
 - 1 FIR filter
 - 1 Slope based filter
 - 1 IIR filter
 - Lookup table correction (Pedestal Memory) $f(t);f(din)$
 - Conversion $f(din)$
 - Fixed correction
- Tail cancellation
 - 1 IIR filter

- Compression

- Zero suppression with run length encoding
 - Forward linked list for easier decoding
- Cluster sum
 - Uses zero suppression with run length encoding , but sums cluster into 20bit word
- Huffman
 - Differential encoded data
 - Programmable table of codes for +17 to -17
 - Values outside table have special Huffman code prepended to raw 10bit value

- Configuration

- Configurable through I2C
- 1 global register unit, 32 sets of channel registers

- Design for test

- JTAG boundary scan
- Built in memory tester
- Scan chain (on >98% of digital block flops)

- Strategies to mitigate radiation effects

- TMR* on almost all flip-flops
 - except on part of data path
- Hamming protected headers

*) Triple modular redundancy

Readout

- Selectable number of serial links up to 11
 - 320/160/80Mbps
 - Channels distributed among links, no load sharing
 - Which channel goes to which link and in which order can be selected
 - Data is packet based (header + payload)
 - One packet per channel per event
- Event modes
 - Triggered
 - Continuous
 - Selectable event length up to 1024 samples
 - 192 pre-trigger samples
- Event buffer per channel
 - 6144(6K) words of compressed samples
 - 256 words of headers
 - Header still created if data memory goes full (but data discharged)
- Direct ADC serialization
 - Data serialized directly from ADC at 320Mbps rate over 10 links
 - Raw data, no filtering, no headers
 - Sync pattern on startup, receiver should maintain sync after that
 - Two modes
 - 10 bits is sent consecutively for channel 0-31 each 32xADC cycle
 - 5 lower bits, then 5 higher bits consecutively for channels 0-15 is sent on link 0-4 and for channels 16-31 on link 5-9
 - Clockgate the rest of the system to save power
- Daisy chain
 - Multiple devices can share a single serial link to readout unit
 - 2K word buffer in the receiving side

SAMPA ASIC overview summary

- SAMPA design was ALICE TPC/MCH driven
 - ASIC for gas detector readout (either “GEM-like”, electron collection, or “MWPC-like”, induced charge collection)
 - 4/20/30 mV/fC gain (500/100/66 fC range) provided
 - Digitalization @10MS/s


Version V5: 80ns and 20MSps-optimized ADC developed & fabricated for sPHENIX, in this version the configuration 4mV/fC & 300ns shaping was removed
- Several readout options available by the embedded DSP:
 - “raw data” (DSP-bypassed, no trigger, continuous read-out) possible up to ~10MSps
 - **Continuous** or triggered readout, framed data (DSP)
 - Filters available for baseline correction
 - Either ZeroSuppression or Huffman coding for data reduction
 - Possibility of Cluster_sum output and DaisyChain
 - I/O via I2C (settings) and up to eleven 320Mbps LVDS links
- Used in STAR TPC (in operation), ALICE TPC&MCH (in pre-commissioning), MPD@NICA TPC (advanced development), sPHENIX TPC (in construction), ...

Thanks!


More information

BackUp Slides

SAMPA : CSA + Shaper




Transistor level schematic of the CSA



SAMPA : ADC


- SAR ADC: 80MHZ (Conversion clock) and 10MHz (Sampling Clock)




Pedestal (baseline)

SAMPA V3/V4 Baseline Measurements


Pedestal Values 20N160 - SAMPA V3&V4




Pedestal Values 30N160 - SAMPA V3&V4



Pedestal Values-20N160



Pedestal Values-30N160




Baseline (many chips)

Baseline values for all channels for many V2 and V3 and V4 chips (at 0 pF and 0 Ohm):


20N160

Chan Mean




Noise, TPC 20N160 - SAMPLE 057

Noise vs Cdet





Noise, TPC 30N160 - SAMPLE 057

Noise vs Cdet



Gain (many chips)

Higher statistics for 20N160 configuration




Post layout simulations

SAMPA V3	15.8mV/fC (SFFS_80C)	18.4mV/fC	20.5mV/fC (FSSF_40C)
SAMPA V4	16.35mV/fC (SFFS_80C)	19.01mV/fC	21.17mV/fC (FSSF_80C)

How to emulate a burst of charge pulses

”stairs-shaped waveform”, 63 steps, 1 μ s apart, + a last one after \sim 16 μ s, applied via series C_{inj}



SAMPA Digital Filters Block Diagram

