



IN2P3  
Les deux infinis



# ROC ASICs for timing

## RD51 workshop 15 jun 2021

Christophe de La Taille  
OMEGA CNRS/IN2P3 Ecole Polytechnique

Organization for Micro-Electronics desigN and Applications

- Jitter due to electronics noise:
- also presented as  $j = tr / (\text{S/N})$
- $dV/dt$  prop to BW, N prop to  $\sqrt{\text{BW}}$  => jitter prop to  $1/\sqrt{\text{BW}}$

$$\sigma_t^J = \frac{N}{\frac{dV}{dt}}$$

⇒ « the faster the amplifier, the better the jitter ? »

⇒ « High speed preamps need to be low impedance ( $50 \Omega$  or less) ? »


- minimize  $R_{PA}$  : small time constant  $R_{PA} \cdot C_d$  « Minimize « charge time transfer »

NB :  $tr = t_{10-90\%} = 2.2 \tau$ .

$$f_{-3\text{dB}} = 1/2\pi\tau = 0.35 / t_{10-90\%}$$

$$f_{-3\text{dB}} = 1 \text{ GHz} \leftrightarrow t_{10-90\%} = 300 \text{ ps}$$





$1 \text{ ps} = 300 \mu\text{m}$  in vaccum



# Detector impedance and input voltage




- 1 GHz,  $C_d$ =few tens of pF, input signal width <1ns
- $C_d > 1 \text{ pF}$ ,  $Z_s$ @1GHz dominated by  $C_d$
- Rise time:  $t_r = t_d$  when  $t_d \ll R_s C_d$  and  $t_r = R_s C_d$  when  $t_d \gg R_s C_d$

At HF : difficult to beat the capacitance  
=> signal integrated on  $C_d$



# Examples of pulse shapes

- SiPM pulse :  $Q=160 \text{ fC}$ ,  $C_d=100 \text{ pF}$ ,  $L=0-10 \text{ nH}$ ,  $R_{PA}=5-50 \Omega$
- Sensitivity to parasitic inductance
- Choice of  $R_{PA}$  : decay time, stability
- Small  $R_{PA}$  not necessarily the fastest
- Convolve with current shape... (here delta)




- Response to very short pulse

- Broadband : voltage sensitive

- $Z_{in} = R_s$  (50 Ohm)

- $V_{in} = Q/C_{in}$


- $V_{out} = -G_m R_F \frac{Q_{in}}{C_d}$



- Transimpedance

- $Z_{in} \sim Z_f/G \sim 1/gm$

- $V_{out} = \frac{\frac{1}{gm} - R_F}{1 + j\omega \frac{C_d}{gm}} I_{in} \approx -G_m R_F \frac{Q_{in}}{C_d}$



- Same response at High Frequency

- For highest speed : go to broadband. Faster, less stability issues

# Signal and noise in Broadband amplifiers

- Jitter is given by :

$$\sigma_t^J = \frac{N}{dV/dt} = \frac{e_n}{\sqrt{2t_{10-90\_PA}}} \frac{C_d \sqrt{t_{10-90\_PA}^2 + t_d^2}}{Q_{in}} = \frac{e_n C_d}{Q_{in}} \sqrt{\frac{t_{10-90\_PA}^2 + t_d^2}{2t_{10-90\_PA}}}$$

- Optimum value:  $t_{10-90\_PA} = t_d$  (current duration)

Dominated by sensor  
Electronics only gives  $e_n$



$$\sigma_t^J = \frac{e_n C_d}{Q_{in}} \sqrt{t_d}$$

Cd: detector capacitance  
 $t_{10-90\_PA}$ : rise time of the PA  
 $t_d$ = detector current **duration**  
 $e_n$  preamp noise density

- Gives ps/fC as scales with  $1/Q_{in}$  : « factor of merit »
- Electronics noise  $e_n$  given by the input transistor transconductance  $g_m$ :


$$e_n = \sqrt{\frac{2kT}{g_m}} \approx \frac{2kT}{\sqrt{qI_D}}$$

- Jitter optimum is rather shallow with preamp risetime
- But noise and minimum threshold goes up quickly with speed (as sqrt)




- See also presentation by Stéphane Callier on Thursday (Hardroc et al.)

		<b>sensor</b>	<b>polarity</b>	<b>BW</b>	<b>Zin</b>	<b>Cd</b>	<b>TDC</b>	<b>dyn range</b>	<b>FOM</b>	<b>min thresh</b>	"@Cd="
<b>PETIROC</b>	VPA	SiPM/RPC	both	900 MHz	200	10-100 pF	25 ps			1 mV	
<b>LIROC</b>	VPA	SiPM/RPC	both	300 MHz	1k	10-100 pF	no	10fC-100 pC	2 ns/Q (fC)	40 fC	
<b>ALTIROC</b>	VPA/TZ	LGAD	neg	300-800 MHz	2k/200	1-10 pF	20 ps	0.1-50 fC	100 ps/Q(fC)	2 fC	5 pF
<b>HGCROC</b>	TZ	Si	neg	100 MHz	40	10-100 pF	25 ps	0.1 fC-10 pC	2 ns/Q (fC)	20 fC	50 pF
<b>H2GCROC</b>	CC	SiPM	pos	80 MHz	25	100p-1nF	25 ps	10 fC-200 pC			



SiPM read-out for time-of-flight PET  
SiGe 350 nm



**Detector Read-Out**

**Number of Channels**

**Signal Polarity**

**Sensitivity**

**Timing Resolution**

**Dynamic Range**

**Packaging & Dimension**

**SiPM, SiPM array**

**32**

**Positive or Negative**

**Trigger on first photo-electron**

**~ 35 ps FWHM in analogue mode (2pe injected) - ~ 100 ps FWHM with internal**




**3000 photo-electrons ( $10^6$  SiPM gain), Integral Non Linearity: 1% up to 2500 ph-e**

**TQFP160 – TFBGA353**

# Petiroc2A bandwidth measurement

Omega

- Preamp + discriminator bandwidth
- reconstruction of pulse by discriminator
- **tr 10%-90% = 300 ps,**
- **BW = 0.35 / tr ~ 0.9 GHz**
- can also use  $BW = 0.1 / (t_{50\%} - t_{10\%})$




# SPTR measurement : Petiroc2A trigger outputs

Omega




- S PTR : 90 ps FWHM (40 ps rms)





Source : Laser

SiPM : Various model (FBK, Hamamatsu, Sensl)

HV : Various value



## CMS iRPC readout design






The strips are read out from both ends (2D readout) with good timing FEB.

→ Better Y determination


$$Y = L/2 - v^*(t_2 - t_1)/2 \rightarrow \sigma(Y) = v^* \sigma(t_2 - t_1)/2$$

→ Good absolute timing





SiPM read-out for LIDAR  
TSMC 130 nm




Collaborative design between  
Weeroc & Omega  
Funding from ATTRACT EU  
H2020 Research & Innovation  
Program

# Parameters & Performances

Omega



Detector Read-Out	SiPM, SiPM array
Number of Channels	64
Signal Polarity	Positive or Negative (selectable ASIC-wise)
Sensitivity	Trigger on 1/3 of photo-electron
Timing Resolution	Better than 20 ps FWHM on single photo-electron Better than 5ns double-peak separation on single photo-electron
Dynamic Range	Over 100MHz photon counting rate
Packaging & Dimension	BGA 20x20 mm <sup>2</sup> Flip-Chip low inductance packaging technology
Power Consumption	210mW – Supply voltage : 1.2 V
Inputs	64 analogue inputs with independent SiPM HV adjustments
Outputs	64 low-common-mode LVDS triggers (CLPS) – compatible with CERN picoTDC and all LVDS FPGA I/Os
Internal Programmable Features (I <sup>2</sup> C)	64 HV adjustment for SiPM (64 x 6 bit), trigger threshold programming (10bits), 64 x 7 bit channel-wise threshold adjustment, ASIC-wise polarity selector, preamp pole-zero cancellation adjustment, individual trigger masking and cell powering.




# Jitter and timewalk

Omega




Jitter - Threshold 1/4 Photoelectron (40fC)



Threshold:  
40 fC

1 photoelectron - Gain  $10^6$


Timewalk - Threshold 1/4 Photoelectron (40fC)



TW : 800 ps

# Time Over Threshold – Measuring amplitude






Omega



Trade-off between double peak separation (see consecutive photons) and time over threshold. Tuneable. Optimized for double-peak separation in that measurement (3ns separation measured)



# ALTIROC : ATLAS LGAD ReadOut Chip for HGTD

- **ALTIROC0 (2017)** : contains only PA + discriminator – for 2x2 1x1 mm<sup>2</sup> sensors
  - 4 channels VPA and 4 channels TZ analog readout optimized for Cd=2pF
  - Bandwidth tunable (0.3-0.8 GHz)
  - Power : 2 mW/ch TSMC 130 nm
- **ALTIROC1 (2018)** : 5x5 complete readout channels (PA, discri, **TDC, SRAM**) to readout 1.3 x 1.3 mm<sup>2</sup> LGAD pixels , 15 channels with VPA, 10 with Transimpedance amplifier (TZ)
- **ALTIROC2 (2021)** : 15x15 final size and functionnality





# ALTIROCO measurements


- Testbench (left) and testbeam (right) measurements






- ALTIROCO\_V2
- Time resolution of a 2x2 x1x1 mm<sup>2</sup> LGAD array bump bonded on an Altiroco ASIC as a function of the discri threshold (DAC Units) before (black points) and after TW correction (red points)



# ALTIROC1



# ALTIROC1\_V2 - TDC performance




- $\text{TOA\_LSB}$  and  $\text{TOT\_LSB}$  can be adjusted to  $20 \text{ ps}$  and to  $160 \text{ ps}$  (respectively) using per channel Slow Control parameters
- Some of the DLLs don't lock properly => use of external R to set control voltages of the TDC
- $\langle \text{TOA} \rangle$  vs delay: Small discontinuities due to LSB bin size that can be calibrated with Random Programmable Generator



=> Altiroc1\_V3: integrates a Random Programmable Generator



ATLAS  
HGTD



## ALTIROC1\_V2- performance at system level




# HGCROC2 : CMS HGCAL readout chip

Ωmega

## Overall chip divided in two symmetrical parts

- 1 half is made of:
  - 39 channels: 18 ch, CM0, Calib, CM1, 18 ch (78 channels in total)
  - Bandgap, voltage reference close to the edge
  - Bias, ADC reference, Master TDC in the middle
  - Main digital block and 3 differential outputs (2x Trigger, 1x Data)



## Measurements

- Charge
  - ADC (AGH): peak measurement, 10 bits @ 40 MHz, dynamic range defined by preamplifier gain
  - TDC (IRFU): TOT (Time over Threshold), 12 bits (LSB = 50ps)
  - ADC: 0.4 fC resolution. TOT: 2.5 fC resolution
- Time
  - TDC (IRFU): TOA (Time of Arrival), 10 bits (LSB = 25ps)

## Two data flows


- DAQ path
  - 512 depth DRAM (CERN), circular buffer
  - Store the ADC, TOT and TOA data
  - 2 DAQ 1.28 Gbps links
- Trigger path
  - Sum of 4 (9) channels, linearization, compression over 7 bits
  - 4 Trigger 1.28 Gbps links

## Control

- Fast commands
  - 320 MHz clock and 320 MHz commands
  - A 40 MHz extracted, 5 implemented fast commands
- I2C protocol for slow control


## Ancillary blocks

- Bandgap (CERN)
- 10-bits DAC for reference setting
- 11-bits Calibration DAC for characterization and calibration
- PLL (IRFU)
- Adjustable phase for mixed domain





# Test boards and signal


## Flip-Chip on mezzanine



## HD BGA board







## HD BGA on mezzanine



- Separates effects from the BGA substrate and PCB
- Rising time (10-90 %): ~ 15 ns
- Falling time (10-90 %): ~ 30 ns, < 20 % at BX+1
- Good uniformity over the channels
- Digital 40 MHz clock coupling on the analog signal on the HD BGA board: digital noise (slide 11)




# Charge ADC (0 – 160 fC)

- Two 10b-DAC to globally set the pedestal to a wanted level
- 5b-DAC to reduce dispersion per channel
  - From  $\sim 100$  ADCu dispersion to  $\sim 5$  ADCu
- Good linearity within  $\pm 0.5\%$ 
  - 1.6 fC ( $\sim 1$  MIP) linearity for the typical gain
- $\sim 0.3$  fC resolution with 50 pF input capacitor



Charge measurement from TOT when preamplifier saturates

- 160 fC to 10 pC (for the typical preamplifier gain)
  - 12 bits over 200 ns
  - 50 ps binning
- Linearity
  - < 2% linearity
  - Better with input capacitor (as expected)
  - Small residual wiggles on TOT due to digital noise on preamplifier input
- Resolution around the LSB ( $\sim 50$  ps)
  - Some peaks due to outliers (understood and fixed)




## Noise


- Measured noise with 50 pF input cap = **0.3 fC** ( $\sim 2000$  electrons) (0.7 nV /  $\sqrt{\text{Hz}}$ )
- Very low correlated noise contribution:  $\sim 0.1$
- Coherent noise extracted by comparing direct and alternate sums on n channels ( $n = 72$ ):  
 $DS = \sum ped[i]$ ;  $AS = \sum (-1^i)ped[i]$ 
  - Incoherent noise  $IN = \text{rms}(AS)/\sqrt{n}$
  - Coherent noise  $CN = \sqrt{\text{var}(DS) - \text{var}(AS)}/n$

	0 pF Cdet	47 pF Cdet	68 pF Cdet
<i>High gain ENC</i>	900 electrons	2000 electrons	2750 electrons
<i>Typical gain ENC</i>	1250 electrons	2000 electrons	2700 electrons
<i>Low gain ENC</i>	2200 electrons	2800 electrons	3400 electrons
<i>TOA FOM</i> <sup>(1)</sup>	NA	2.5 ns/fC (FlipChip) 3 ns/fC (BGA)	3 ns/fC (FlipChip)
<i>TOA noise floor</i> <sup>(1)</sup>	20 ps	25 ps (FlipChip) 25 ps (BGA)	25 ps (FlipChip)
<i>TOA Time-Walk</i>	0.8 ns (FlipChip) 4 ns (BGA)	2.5 ns (FlipChip) 6.5 ns (BGA)	4 ns (FlipChip)


Equivalent Noise Charge wrt. sensor capacitance



Correlation matrix









Coherent vs. incoherent noise






# Timing performance

- Minimum Charge providing a TOA measurement is 20 fC, limited by the digital coupling
- $Time\ Walk = \frac{170\ [ps]}{Q\ [fC]} + 400\ [ps]$  : 2.5 ns w/o detector cap., ~ 5 ns with 50 pF input capacitor
- $Jitter = \frac{2[ns]}{Q[fC]} (+) 22\ [ps]$




# Timing performance – S-curve

- S-curves show the ToA efficiency as a function of the charge
- Minimum charge providing ToA events is 20 fC
  - Limited by the digital coupling







- H2GCROC2 (SiPM version) = HGCROC2 + input current conveyor
  - Heidelberg university design
- 2.5 V input stage for overvoltage adjustment



# SiPM version measurements

## H2GCROC2 measurements:

- Good shape as expected
- Adjustable conveyor gain
- Dynamic range as expected: TOT (12bit) – 300pC aimed
- Single-Photon Spectra (SPS):
  - 4V overvoltage, conveyor gain = 12
  - Gain:  $\sim 10$  ADC counts







- Lots of interest for ~10 ps timing resolution
- Most of our work (so far) focused on Si, LGADs and SiPMs
- Studies of PETIROC and LIROC with MGRPCs by Imad et al.

		<b>sensor</b>	<b>polarity</b>	<b>BW</b>	<b>Zin</b>	<b>Cd</b>	<b>TDC</b>	<b>dyn range</b>	<b>FOM</b>	<b>min thresh</b>	"@Cd="
<b>PETIROC</b>	VPA	SiPM/RPC	both	900 MHz	200	10-100 pF	25 ps			1 mV	
<b>LIROC</b>	VPA	SiPM/RPC	both	300 MHz	1k	10-100 pF	no	10fC-100 pC	2 ns/Q (fC)	40 fC	
<b>ALTIROC</b>	VPA/TZ	LGAD	neg	300-800 MHz	2k/200	1-10 pF	20 ps	0.1-50 fC	100 ps/Q(fC)	2 fC	5 pF
<b>HGCROC</b>	TZ	Si	neg	100 MHz	40	10-100 pF	25 ps	0.1 fC-10 pC	2 ns/Q (fC)	20 fC	50 pF
<b>H2GCROC</b>	CC	SiPM	pos	80 MHz	25	100p-1nF	25 ps	10 fC-200 pC			






# voltage vs current sensitive

- Example :  $10 \text{ fC} - 1 \text{ ns} \Rightarrow i = 10 \mu\text{A}$
- signal from 1-10-100 pF sensors into  $50 \Omega$  (current) or  $50\text{k}$  (voltage) preamp





- PN diode  $w = 200\mu\text{m}$
- Very short rise time :  $\text{tr} \sim 10\text{ps}$
- Relatively long «drift time» :  $\text{td} \sim 2\text{ns}$
- LGAD sensor  $w = 50\mu\text{m}$
- rise time :  $\text{tr} \sim 500\text{ps}$
- Decay time» :  $\text{td} \sim 700\text{ps}$
- SiPM detector ( $10\text{pe-}$ )
- very short rise time :  $\text{tr} \sim 10\text{ ps}$
- Short duration :  $\text{td} \sim 100\text{ps}$ ,



© Harmut Sadrozinski (Santa Cruz) “the beautiful risetime of the detector is spoilt by the electronics”


- NA62 tracker : PIN diode thickness 300  $\mu\text{m}$   $A=0.09 \text{ mm}^2$ 
  - $C_d = 0.1 \text{ pF}$   $e_n = 11 \text{ nV}/\sqrt{\text{Hz}}$   $t_d = 3 \text{ ns}$   $\sigma = 60 \text{ ps}/\text{Q(fC)}$
  - 1 MIP = 3 fC  $\Rightarrow \sigma = 20 \text{ ps}/\#\text{MIP}$  ( $\sim 60\text{-}200 \text{ ps measured}$ )
- CMS HGCAL : PIN diode thickness 300  $\mu\text{m}$   $A=25 \text{ mm}^2$ 
  - $C_d = 8 \text{ pF}$   $e_n = 1 \text{ nV}/\sqrt{\text{Hz}}$   $t_d = 3 \text{ ns}$   $\sigma = 420 \text{ ps}/\text{Q(fC)}$
  - 1 MIP = 3.8 fC  $\Rightarrow \sigma = 110 \text{ ps}/\#\text{MIP}$  ( $\sim 200 \text{ ps measured}$ )
- ATLAS HGTD : LGAD diode thickness 50  $\mu\text{m}$   $A= 2 \text{ mm}^2$   
 $G = 10$ 
  - $C_d = 2 \text{ pF}$   $e_n = 2 \text{ nV}/\sqrt{\text{Hz}}$   $t_d = 0.5 \text{ ns}$   $\sigma = 50 \text{ ps}/\text{Q(fC)}$
  - 1 MIP = 5 fC ( $G=10$ )  $\Rightarrow \sigma = 10 \text{ ps}/\#\text{MIP}$  ( $\sim 40 \text{ ps measured}$ )
- SiPM  $G = 1^{E6}$ 
  - $C_d = 300 \text{ pF}$   $e_n = 1 \text{ nV}/\sqrt{\text{Hz}}$   $t_d = 100 \text{ ps}$   $\sigma = 3 \text{ ns}/\text{Q(fC)}$
  - 1 pe = 160 fC  $\Rightarrow \sigma = 20 \text{ ps}/\#\text{pe}$  ( $\sim 60 \text{ ps measured}$ )

$$\sigma_t^J = \frac{e_n C_d}{Q_{in}} \sqrt{t_d}$$



# Digital noise

- A 40 MHz modulation is visible on the analog signals
  - Comes from digital current spikes on preamp ground node
    - 10  $\mu$ V on ground give 1 ADC count
  - BGA worse than flip chip
  - BGA substrate optimised, improvements made by optimizing decoupling & the pcb ground impedance
  - Further improved by removing decoupling caps !
    - Reduces digital current spikes (inductance)



- This provides recommendations for the Hexaboard design
  - Very delicate design!

