

Design of a Front-End ASIC for the New Small Wheel

Gianluigi De Geronimo


Stony Brook University, University of Michigan, DG Circuits
dgeronimo@ieee.org

RD51 Collaboration Meeting and Topical Workshop, June 14-18 2021

Outline

- Front-End Design in CMOS
 - input MOSFET optimization
 - reset and charge amplification
- Overview of VMM3a
- Prospects in FE ASIC Design


Front-End Microelectronics



- front-end optimization for resolution
- small physical size, low parasitics
- low power consumption
- high functionality and programmability
- high channel density
- low production cost per channel
- extreme environment

becoming the only option for modern detectors

Charge Amplifier




$$\text{gain} = \frac{v_{\max}}{Q} \quad [\text{mV/fC}]$$

$$\text{ENC} = \frac{v_{\text{rms}}}{\text{gain}} \quad [\text{fC}] \text{ or } [\text{electrons}]$$

Equivalent Noise Charge


Noise Sources

Electronic noise: from components directly connected to input node



need minimum 2 poles in $H(f, \tau)$

Input Transistor



C_G = gate capacitance
 g_m = transconductance } proportional to transistor size

transistor sized for
 $C_G = C_S$ (capacitive matching)

From S_v : $\text{ENC}_v^2 = a_f A_f \frac{(C_s + C_g)^2}{C_g} + \frac{a_w}{\tau} \frac{A_w}{g_m / C_g} \frac{(C_s + C_g)^2}{C_g}$

For $C_s=1\text{pF}$
1mm, 100mA !

$C_g \rightarrow \sim 1\text{fF}/\mu\text{m}$
 $I_D \rightarrow \sim 100\mu\text{A}/\mu\text{m}$

$f_{T\max}$ f_T (max independent density)
 (depends on y_{GS})

Low-Power Input Transistor

white noise contribution $\text{ENC}_{\text{vw}}^2 \approx \frac{a_w}{\tau} \frac{A_w}{g_m(I_D)/C_G} \frac{(C_s + C_G)^2}{C_G}$ fix power \rightarrow fix drain current I_D


$V_{GS} \gg V_{th}$ (strong inversion)

$$g_m(I_D) \approx \sqrt{\frac{2\mu c_{\text{ox}} W}{n L} I_D} \propto \sqrt{\frac{C_G I_D}{L^2}}$$

\downarrow

$$\text{ENC}_{\text{vw}}^2 \propto \frac{L}{\sqrt{I_D}} \frac{(C_s + C_G)^2}{\sqrt{C_G}}$$

- minimum L
- $C_G = C_s/3$



$V_{GS} \ll V_{th}$ (weak inversion)

$$g_m(I_D) \approx \frac{I_D}{n V_T} \propto I_D$$


\downarrow

$$\text{ENC}_{\text{vw}}^2 \propto \frac{(C_s + C_G)^2}{I_D}$$

- independent of L
- $C_G = 0$ pushes back towards strong inversion

$\rightarrow V_{GS} \approx V_{th}$ (moderate inversion), $C_G \ll C_s$

Low-Frequency Noise



$$S_v = \frac{A_f(L)}{C_G f^\alpha} + \frac{A_w}{g_m}$$


low-freq. noise contribution

$$\text{ENC}_{vf}^2 = a_f(\alpha) \frac{A_f(L)}{\tau^{1-\alpha}} \frac{(C_s + C_g)^2}{C_g}$$

depends on τ !

VMM3a → p-MOS, L=180nm, W=10mm, I_D=2mA, C_G=10pF


Input Loop with PMOS



- decouple sensor supply to p-MOS supply
- decouple input shield to p-MOS supply
- minimize length and area of input loop

Charge Amplifier "Reset"

- dc stabilization
- discharge of C_F



$$\text{ENC}_{iR_F}^2 = a_i \frac{4kT}{R_F} \tau$$

$$\frac{4kT}{R_F} \ll 2qI_s$$


sensor shot noise
from leakage current I_s

$$R_F I_s \gg \frac{4kT}{2q} (\sim 50\text{mV}) \quad \text{"50mV rule"}$$

examples $\begin{cases} \text{CZT: } I_s = 1\text{nA} \rightarrow R_F \gg 50 \text{ M}\Omega ! \\ \text{Si: } I_s = 1\text{pA} \rightarrow R_F \gg 50 \text{ G}\Omega ! \end{cases}$



Reset in CMOS

M_F noise: $S_{iM_F} \approx 4kTg_m \ll 2qI_S$
 if $V_{GS} \gg V_{th}$ (strong inversion)



- requires bias current I_S
- type must match input polarity
- adds noise increase at discharge


Reset Non-Linearity



τ_d depends on amplitude
and affects linearity


How to realize a linear configuration?

Reset Linearization



Effective linear "charge amplification" by N


Mirror Reset



CMOS reset

- Requires input bias current **VMM3a → adjustable**
- Adjust type according to signal polarity **VMM3a → adjustable**
- Cascade stages for high charge amplification **VMM3a → 3 prog. stages**


VMM3a Architecture



VMM3a Development Stages



- mixed-signal
- **2-phase** readout
- peak and timing
- **neighboring**
- sub-hysteresis
- few timing outputs



- mixed signal
- **continuous** fully-digital readout
- current-output peak detector
- increased range of gains
- three **ADCs** per channel
- FIFOs, **serialized** data with DDR
- serialized **ART** with DDR
- additional timing modes
- **64 direct outputs**
- additional functions and fixes




- mixed signal + pure digital core
- continuous simultaneous readout
- **SEU-tolerant** logic
- deeply revised front-end for **TGC**
(2nF, 50pC, fast recovery, ...)
- **L0** handling digital core
- **SLVS** and new configuration interface
- new **reset** control and fast reset
- **timing** at threshold
- timing ramp optimization
- pulser range extension
- ART synchronization
- 32-channel skip
- additional functions and fixes

Designers: G. De Geronimo & Sorin Martoiu (L0)

Residual issues:

- baseline yield (modeling + manufacturing)
- ADC accumulation (requires redundancy)

VMM3a Physical Layout




64 channels, 6M transistors, 426 bonding pads, $13.3 \times 8.4 \text{ mm}^2$

Progress in NSW Front-End Electronics



2005 - ASM




2015 - VMM

- 60x sensing elements, 10x element density, 3x power dissipation
- Front-end ASIC (**VMM**)
 - data-driven, trigger primitives, peak, timing, ADCs, direct outputs
 - multiple detector types, broad range of signal charge and input capacitance
 - high programmability, dedicated L0 digital core

Front-end ASICs are becoming systems-on-chip

Prospects in Front-End ASICs



- Rapidly increasing concentration of design and review expertise
- Frequently in critical path; increasing risk of missing some specs

Progress in detectors tightly coupled to progress in FE ASICs



Organizational and design resources must keep increasing

Conclusions

- Input MOSFET operates in **moderate inversion**, far from capacitive matching
- Charge amplification in CMOS requires **active reset, biasing and linearization**
- Progress in radiation detectors **tightly coupled** to progress in front-end ASICs
- Front-end ASICs
 - rapid increase in **demand, functionality, programmability, and complexity**
 - increase in **risk of failures** with consequent need to **accept trade-offs**
 - require continuous increase in **organizational and design resources**
 - main front-end ASIC enemies: "perfection" and "general purpose"

Acknowledgment

Vinnie Polychronakos: leadership and support


George Iakovidis: measurements, debugging and documentation

Sorin Martoiu: L0 digital core design

NSW community

Backup


Transconductance g_m in Moderate Inversion



From EKV model
$$g_m(I_D) \approx \frac{I_D}{nV_T} \frac{\sqrt{1 + 4 \cdot |C|} - 1}{2 \cdot |C|}$$

$$|C| = \frac{L}{W} \frac{I_D}{2nV_T^2 \mu c_{ox}}$$
 inversion coefficient

Gate Capacitance C_G in Moderate Inversion




$$C_G(I_D) \approx 2c_{ov}W + C_{ox}WL \left(\gamma_c(IC) + \frac{n-1}{n} [1 - \gamma_c(IC)] \right)$$

$$\gamma_c(IC) \approx \left(\frac{3}{2} + \frac{1}{3} \frac{\sqrt{1+4 \cdot IC} + 1}{IC^2} \right)^{-2/3}$$

Both g_m and C_G push towards n-channel and $L = L_{min}$

Low-Frequency Noise vs L




A_f/C_G decreases more rapidly than $1/L$

$$S_v = \frac{A_f(L)}{C_G f^\alpha} + \frac{A_w}{g_m}$$

Low-frequency noise pushes towards p-channel and $L > L_{\min}$


Reset Discharge Noise



$$\delta \text{ENC}_{\text{id}}^2 \leq \frac{a_i}{2} 2qQ \frac{\tau}{\tau_d} \quad \text{use large } \tau_d/\tau$$


De Geronimo, NIM A 421, 1999

At high rate ρ
 $\bar{\tau}_d$ decreases




$$\delta \text{ENC}_{\text{idr}}^2 \leq \frac{a_i}{2} 2qQ\rho\tau$$

AC Coupling



$I_{aver} > I_{bias} \rightarrow \text{amplifier shuts down} \rightarrow \text{dead time}$

Full Mirror Reset




VMM3a

- full mirror enable

Shaper in Delayed Dissipative Feedback

delay feedback of dissipative element (i.e. resistor R_S)




high analog dynamic range

$$DR_a \approx \frac{Q_{max}}{ENC_{ca} + ENC_{sh}}$$

De Geronimo, IEEE TNS 58, 2011

VMM3a Optional Packaging



BGA 400 pin, 21 x 21 mm, pitch 1 mm