# **Device simulations of a MAPS** in 65 nm CMOS Imaging **Technology dedicated for test** beam measurements

Adriana Simancas on behalf of the Tangerine Collaboration 10<sup>th</sup> Beam Telescopes and Test Beams Workshop Lecce, June 21<sup>th</sup> 2022










#### Outline

- Introduction to TCAD Simulations
- Applications & Motivation
- Tangerine Project
- TCAD Simulations for the Tangerine Project
- Results for:
  - Standard Layout
  - N-blanket Layout
  - <sup>-</sup> N-gap Layout
- Conclusion

### **Introduction to TCAD Simulations**

Technology Computer Aided Design

- Model semiconductor devices
- Physical models to represent the wafer fabrication steps and device operation




# **Applications & Motivation**

- Semiconductor Devices:
  - CMOS, FinFET
  - Memory (DRAM, NVM)
  - Power Devices (Si, SiC, GaN)
  - RF Devices (GaAs, InP, GaN)
  - Optoelectronics (CIS, Solar Cells, Photodetectors)
  - Particle Detectors (since 2000's)
    - Tangerine
    - CLICTD
    - ATTRACT FASTpix (talk by J. Braach)
    - MALTA (talk by M. Van Rijnbach)
    - ELAD
    - AGIPD
    - MSSD

. . .

• MIMOSA

• Development of Semiconductor Particle Detectors:




# **Applications & Motivation**

- Semiconductor Devices:
  - CMOS, FinFET
  - Memory (DRAM, NVM)
  - Power Devices (Si, SiC, GaN)
  - RF Devices (GaAs, InP, GaN)
  - Optoelectronics (CIS, Solar Cells, Photodetectors)
  - Particle Detectors (since 2000's)
    - Tangerine
    - CLICTD
    - ATTRACT FASTpix (talk by J. Braach)
    - MALTA (talk by M. Van Rijnbach)
    - ELAD
    - AGIPD
    - MSSD

. . .

• MIMOSA

• Development of Semiconductor Particle Detectors:







**Goal:** develop the next generation of silicon pixel sensors for lepton colliders

**First application:** reference detectors in test beam measurements  $\rightarrow$  DESY-II (talk by A. Herkert)

#### **Performance targets:**

- Position resolution  $\leq 3 \,\mu m$
- Time resolution  $\sim 1 10$  ns
- Material budget  $\sim 50 \ \mu m \ Si$






### **Sensor Modifications**




#### Standard Layout

N <sup>+</sup>	P <sup>+</sup>		
P-			
P <sup>+</sup>			

#### N-blanket Layout




N-gap Layout



### **TCAD Simulations for the Tangerine Project**

**Goal:** optimization of electric field  $\rightarrow$  **Device simulations with TCAD** + MC simulations with Allpix<sup>2</sup>



### **TCAD Simulations: Needs and Strategy**

# DESY.

#### What we need:

- Geometrical parameters
- Doping profiles

#### Strategy:

Use generic doping profiles and scan over different parameters.

-20


-10

#### Scans:

Select parameter to study, vary it within range of values while fixing all the other parameters and observe behavior of electric, lateral field and depleted volume.

10


X [μm]





N-gap Lateral electric field:

No access to real doping profiles



Münker, M. 2018, "Test beam and simulation studies on High Resistivity CMOS pixel sensors", PhD Thesis, Universität Bonn, Bonn.

# Results for Standard Layout

 $\square$ 

openinc

Pitcr

- Pitch
- P-well opening
- Transient simulation


# **Results for Standard Layout**


-3 -2 -1

• **Pitch:** Decreasing improves depleted volume fraction within the sensor.

ElectricField [V\*cm^-1]

15 um pitch






More charge collected
Less space for electronics


DESY.

• p-well opening: Increasing improves lateral field.



### **Results for Standard Layout**


- **Transient Simulation:** Best case scenario (particle traversing center of pixel)
- Estimate signal characteristics  $\rightarrow$  useful input for ASIC designers and MC simulations






# Results for N-blanket Layout

Substrate and p-well bias




# **Results for N-blanket Layout**


Bias scan over p-well and substrate simultaneously



#### **Electric Field**

- Increase depleted volume High electric field inside p-well Bias scan over substrate only, p-well fixed at -5 V






•

# Results for N-gap Layout

• Gap size






Faster charge collectionLess charge sharing

### **Results for N-gap Layout**


• **n-gap size**: Increasing improves lateral field in corner of pixels.



#### **All Layouts After Tuning Parameters**

Ν





#### Conclusions


- TCAD simulations using generic doping profiles have provided very useful insights for sensor optimization.
- Sensor layouts: standard, n-blanket and n-gap.
- Scans: pitch, p-well opening, substrate and p-well bias, n-gap size...
- Transient studies.
- Understood effect of parameters on electric field and depleted volume.
- Established sensible values for some parameters.
- Complemented with Monte Carlo Simulations using Allpix<sup>2</sup> (see talks from M. Del Rio Viera and S. Ruiz Daza).

N

• Experimental results of first test structures (see talk from G. Vignola).

#### **Prospective Work**


- Continue transient studies.
- Capacitance studies.
- Weighting potentials.
- Hexagonal grid.








# Backup



Fairfield, J. (2022). P-N Junctions: Building Blocks of Digital Electronics.

From https://letstalkaboutscience.wordpress.com/2012/06/28/p-n-junctions-building-blocks-of-digital-electronics/

#### **State-of-the-art Silicon Pixel Sensors**




### **TCAD Tools**


- Process Simulations: fabrication steps in silicon process technologies in 2D and 3D.
- **Structure Editing:** build and edit device structures in 2D and 3D using geometric operations.
- Device Simulations: electrical, thermal, and optical characteristics of silicon and compound semiconductor devices in 2D and 3D.
- Interconnect Simulations: physical phenomena concerned with back-end-ofline reliability.

• Frameworks:

- Workbench: graphical environment for creating, managing, executing, and analyzing TCAD simulations.
- Visual: interactive 1D, 2D, and 3D visualization and data exploration environment.
- Process Compact Model Studio: encapsulate relationships between process variations and device performance to identify manufacturing problems.




#### **Charge movement within sensor**




**Figure 1.** Top view of a sub-matrix (a) and of a pixel (b). (c) Cross-section of the TJ180 standard process for p-type epi silicon and substrate and n-type collection diode.


H. Pernegger et al. 2017, "First tests of a novel radiation hard CMOS sensor process for Depleted Monolithic Active Pixel Sensors", JINST 12 P06008.

#### **Monolithic Active Pixel Sensors - MAPS**



#### **Small collection electrode**






- High electric field
- Good timing
- Short drift paths
- Radiation hard

- Small capacitance (~fF)
- High signal/noise
- Low power consumption (~V)
- Slow charge collection (diffusion, ~100 ns)

### Why Monolithic Active Pixel Sensors (MAPS)?

Pixel detectors in HEP used as track and vertex detectors.


#### General requirements for pixel sensors:




# **Mesh Example**

#### **Dependent on Doping Concentration**


- Finite-element mesh
- In 2D: triangles, in 3D: tetrahedra.
- Calculation of the quasistationary simulation performed in the vertices of these shapes



## N-blanket Layout | p-well opening Scan



# MLR1




# **Simulations of MLR1 Test Structure**

**Simulation Parameters** 

#### Known:

- Pitch: 16.3 μm
- RO implants shape: octagon
- RO implants diameter:  $1.1 \,\mu m$  (used  $1 \,\mu m$ )
- p-well opening shape: square
- p-well opening: 2 μm



#### MLR1

Pitch (µm)	Scans/Studies	Conclusions	
16.3	Standard Layout	Streamlines show obargo collection from just a small fraction of the oni lover	
	N-blanket Layout	Streamlines show charge collection from just a small fraction of the epi layer	

N-blanket Layout



C3(pix\_-1.2V\_\_0002\_nnp\_des\_3) C3(pix\_-1.2V\_\_0002\_nnp\_des\_4) n Ν z ElectricField (V\*cm^-1) Υ γ